A CMOS low-power, high-speed, asynchronous comparator for synchronous rectification applications

被引：0

作者：

Levy, G ^{[1
]}

Piovaccari, A ^{[1
]}

机构：

[1] Analog Mixed Signal Design Grp, Cadence Design Syst, Columbia, MD 21046 USA

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel approach for the design of an asynchronous comparator implemented in standard digital CMOS technology for power supply applications is presented. The 1mV-sensitivity comparator is designed for asynchronous event detection, featuring a multi-stage topology for power efficiency and minimum propagation delay. It also contains a mixed-mode offset compensation architecture that allows full compensation in a single cycle. The comparator has been successfully used in the design of a very high frequency, 300mA multi-mode PWM/PSM (Pulse Width Modulation/Pulse Skipping Mode) buck converter. The comparator is able to operate with a supply voltage as low as 2.4V. Operating with a 3.6V supply, under typical operating conditions, the comparator features a 19ns delay consuming 161 mu W.

引用

页码：541 / 544

页数：4

共 50 条

[1] A Low-Power High-Speed Comparator for Precise Applications
Khorami, Ata
Sharifkhani, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049
[2] A robust high-speed and low-power CMOS current comparator circuit
Chen, L
Shi, BX
Lu, C
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
[3] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
Fouzy, B. B. A.
Reaz, M. B. I.
Bhuiyan, M. A. S.
Badal, M. T. I.
Hashim, F. H.
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
[4] A Low-Power High-Speed Charge-Steering Comparator for High-Speed Applications
Hassan, Ali H.
Aboudina, Mohamed M.
Refky, Mohamed
2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
[5] CMOS comparators for high-speed and low-power applications
Menendez, Eric R.
Maduike, Dumezie K.
Garg, Rajesh
Khatri, Sunil P.
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
[6] HIGH-SPEED LOW-POWER STROBED COMPARATOR
SLEMMER, WC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (05) : 215 - &
[7] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
Jeon, HeungJun
Kim, Yong-Bin
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 337 - 346
[8] Low-power high-speed current comparator design
Banks, D.
Toumazou, C.
ELECTRONICS LETTERS, 2008, 44 (03) : 171 - U2
[9] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
HeungJun Jeon
Yong-Bin Kim
Analog Integrated Circuits and Signal Processing, 2012, 70 : 337 - 346
[10] High-speed low-power and low-power supply voltage dynamic comparator
Xu, Daiguo
Xu, Shiliu
Chen, Guangbing
ELECTRONICS LETTERS, 2015, 51 (23) : 1914 - 1915

← 1 2 3 4 5 →