Resonant Body Transistors in IBM's 32nm SOI CMOS Technology

被引：0
|
作者：
Marathe, R. [1 ]
Wang, W. [1 ]
Mahmood, Z. [1 ]
Daniel, L. [1 ]
Weinstein, D. [1 ]
机构：
[1] MIT, Cambridge, MA 02139 USA
来源：
IEEE INTERNATIONAL SOI CONFERENCE | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Low Voltage 7T SRAM cell in 32nm CMOS Technology Node
    Rawat, Bhawna
    Gupta, Kirti
    Goel, Nidhi
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 231 - 234
  • [32] Performance Analysis of Classical Two Stage Opamp Using CMOS and CNFET at 32nm Technology
    Waykole, Saurabh
    Bendre, Varsha S.
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [33] Advanced High K/Metal SOI technologies for 32nm and beyond
    Horstmann, Manfred
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [34] CMOS Transistor Scaling Past 32nm and Implications on Variation
    Kuhn, Kelin J.
    2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 241 - 246
  • [35] 32nm General Purpose Bulk CMOS Technology for High Performance Applications at Low Voltage
    Arnaud, F.
    Liu, J.
    Lee, Y. M.
    Lim, K. Y.
    Kohler, S.
    Chen, J.
    Moon, B. K.
    Lai, C. W.
    Lipinski, M.
    Sang, L.
    Guarin, F.
    Hobbs, C.
    Ferreira, P.
    Ohuchi, K.
    Li, J.
    Zhuang, H.
    Mora, P.
    Zhang, Q.
    Nair, D. R.
    Lee, D. H.
    Chan, K. K.
    Satadru, S.
    Yang, S.
    Koshy, J.
    Hayter, W.
    Zaleski, M.
    Coolbaugh, D. V.
    Kirn, H. W.
    Ee, Y. C.
    Sudijono, J.
    Thean, A.
    Sherony, M.
    Samavedam, S.
    Khare, M.
    Goldberg, C.
    Steegen, A.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 633 - 636
  • [36] A Novel Hardened Design of a CMOS Memory Cell at 32nm
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 58 - 64
  • [37] On Process Variation Tolerant Low Cost Thermal Sensor Design in 32nm CMOS Technology
    Remarsu, Spandana
    Kundu, Sandip
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 487 - 492
  • [38] Scaling Deep Trench Based eDRAM on SOI to 32nm and Beyond
    Wang, G.
    Anand, D.
    Butt, N.
    Cestero, A.
    Chudzik, M.
    Ervin, J.
    Fang, S.
    Freeman, G.
    Ho, H.
    Khan, B.
    Kim, B.
    Kong, W.
    Krishnan, R.
    Krishnan, S.
    Kwon, O.
    Liu, J.
    McStay, K.
    Nelson, E.
    Nummy, K.
    Parries, P.
    Sim, J.
    Takalkar, R.
    Tessier, A.
    Todi, R. M.
    Malik, R.
    Stiffler, S.
    Iyer, S. S.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 236 - 239
  • [39] 32nm CMOS工艺技术挑战(英文)
    吴汉明
    王国华
    黄如
    王阳元
    半导体学报, 2008, (09) : 1637 - 1653
  • [40] A 18mW, 3.3dB NF, 60GHz LNA in 32nm SOI CMOS Technology with Autonomic NF Calibration
    Plouchart, J. -O.
    Wang, F.
    Balteanu, A.
    Parker, B.
    Sanduleanu, M. A. T.
    Yeck, M.
    Chen, V. H. -C
    Woods, W.
    Sadhu, B.
    Valdes-Garcia, A.
    Li, X.
    Friedman, D.
    PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, : 319 - 322
12345