Resonant Body Transistors in IBM's 32nm SOI CMOS Technology

被引：0
|
作者：
Marathe, R. [1 ]
Wang, W. [1 ]
Mahmood, Z. [1 ]
Daniel, L. [1 ]
Weinstein, D. [1 ]
机构：
[1] MIT, Cambridge, MA 02139 USA
来源：
IEEE INTERNATIONAL SOI CONFERENCE | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Process challenges in CMOS FEOL for 32nm node
    Wang, Guohua
    Wu, Hanming
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1126 - 1129
  • [22] Design and Parametric Analysis of 32nm OPAMP in CMOS and CNFET Technology for Optimum Performance
    Usmani, Fahad Ali
    Alam, Naushad
    Hasan, Mohd.
    NAECON: PROCEEDINGS OF THE IEEE 2009 NATIONAL AEROSPACE & ELECTRONICS CONFERENCE, 2009, : 126 - 130
  • [23] Design and Technology Interaction Beyond 32nm
    Clinton, Michael
    Bittlestone, Clive
    Girishankar, G.
    Le, Viet
    Menezes, Vinod
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [24] Floating body RAM technology and its scalability to 32nm node and beyond
    Shino, Tomoaki
    Kusunoki, Naoki
    Higashi, Tomoki
    Ohsawa, Takashi
    Fujita, Katsuyuki
    Hatsuda, Kosuke
    Ikumi, Nobuyuki
    Matsuoka, Fumiyoshi
    Kajitani, Yasuyuki
    Fukuda, Ryo
    Watanabe, Yoji
    Minami, Yoshihiro
    Sakamoto, Atsushi
    Nishimura, Jun
    Nakajima, Hiroomi
    Morikado, Mutsuo
    Inoh, Kazumi
    Hamamoto, Takeshi
    Nitayama, Akihiro
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 314 - +
  • [25] Photomask technology for 32nm node and beyond
    Hikichi, Ryugo
    Ishii, Hiroyuki
    Migita, Hidekazu
    Kakehi, Noriko
    Shimizu, Mochihiro
    Takamizawa, Hideyoshi
    Nagano, Tsugumi
    Hashimoto, Masahiro
    Iwashita, Hiroyuki
    Suzuki, Toshiyuki
    Hosoya, Morio
    Ohkubo, Yasushi
    Ushida, Masao
    Mitsui, Hideaki
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [26] A Gradient Descent Bias Optimizer for Oscillator Phase Noise Reduction Demonstrated in 45nm and 32nm SOI CMOS
    Ferriss, Mark
    Sadhu, Bodhisatwa
    Friedman, Daniel
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 344 - 347
  • [27] Monolithic Integration of O-band Photonic Transceivers in a "Zero-change" 32nm SOI CMOS
    Moazeni, S.
    Atabaki, A.
    Cheian, D.
    Lin, S.
    Ram, R. J.
    Stojanovic, V.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [28] A 20 Gbit/s RFDAC-based Direct-Modulation W-band Transmitter in 32nm SOI CMOS
    Al-Rubaye, Hasan
    Rebeiz, Gabriel M.
    2016 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2016, : 206 - 209
  • [29] SI-BASED UNRELEASED HYBRID MEMS-CMOS RESONATORS IN 32NM TECHNOLOGY
    Marathe, Radhika
    Wang, Wentao
    Weinstein, Dana
    2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2012,
  • [30] Long-term data for BTI degradation in 32nm IBM microprocessor using HKMG technology
    Lu, Pong-Fei
    Jenkins, Keith A.
    Muller, K. Paul
    Schaufler, Ralf
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
12345