Soft error derating computation in sequential circuits

被引:0
|
作者
Asadi, Hossein [1 ]
Tahoori, Mehdi B. [1 ]
机构
[1] Northeastern Univ, ECE Dept, Boston, MA 02115 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft error tolerant design becomes more crucial due to exponential increase in the vulnerability of computer systems to soft errors. Accurate estimation of soft error rate (SER), the probability of system failure due to soft errors, is a key factor in design of cost-effective soft error resilient systems. We present a very fast and accurate approach based on enhanced static timing analysis and signal probabilities to estimate the probability of latching an incorrect value in the system bistables (timing derating). Experimental results and comparison with fault injections using timing accurate MonteCarlo simulations show that the accuracy of our approach is within 1% while orders of magnitude faster.
引用
收藏
页码:665 / +
页数:2
相关论文
共 50 条
  • [1] On Soft Error Immunity of Sequential Circuits
    Zhu, Dan
    Li, Tun
    Li, Si-kun
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 106 - 110
  • [2] Soft error rate analysis for sequential circuits
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1436 - 1441
  • [3] A Soft Error Tolerance Estimation Method for Sequential Circuits
    Yoshimura, Masayoshi
    Akamine, Yusuke
    Matsunaga, Yusuke
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
  • [4] Modeling and optimization for soft-error reliability of sequential circuits
    Miskov-Zivanov, Natasa
    Marculescu, Diana
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 803 - 816
  • [5] Clock Skew Scheduling for Soft-Error-Tolerant Sequential Circuits
    Wu, Kai-Chiang
    Marculescu, Diana
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 717 - 722
  • [6] Enhanced architectures for soft error detection and correction in combinational and sequential circuits
    Krstic, Milos
    Weidling, Stefan
    Petrovic, Vladimir
    Sogomonyan, Egor S.
    MICROELECTRONICS RELIABILITY, 2016, 56 : 212 - 220
  • [7] Derating Based Hardware Optimizations in Soft Error Tolerant Designs
    Prasanth, V
    Singh, Virendra
    Parekhji, Rubin
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 282 - 287
  • [8] Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits
    Li, Ji
    Draper, Jeffrey
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (03)
  • [9] On derating soft error probability strength filtering based on strength filtering
    Sanyal, Alodeep
    Kundu, Sandip
    13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 152 - 157
  • [10] An Approximate Soft Error Reliability Sorting Approach based on State Analysis of Sequential Circuits
    Zhu, Dan
    Li, Tun
    Li, Si-kun
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 209 - 217