Design of a 843MHz 35μW SAW Oscillator using Device and Circuit Co-design Technique

被引：0

作者：

Zhu, Yao ^{[1
]}

Zheng, Yuanjin ^{[1
]}

Wong, Chee-Leong ^{[1
]}

Je, Minkyu ^{[2
]}

Lynn, Khine ^{[2
]}

Kropelnicki, Piotr ^{[2
]}

Lin, Julius Tsai Ming ^{[2
]}

机构：

[1] Nanyang Technol Univ, Singapore 639798, Singapore

[2] A STAR Agcy Sci, Inst Microelectron, Res & Technol, Singapore, Singapore

来源：

2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 35 mu W SAW oscillator operating at 843MHz. The low power consumption is achieved through the co-design of SAW resonator and oscillator circuit with the aid of an accurate equivalent circuit model of SAW resonator. The equivalent circuit model of SAW resonator is improved from idealized lumped circuit model by accurate extraction and derivation of design parameters from FEM simulation in ANSYS. The simulated phase noise is -139.8dBc/Hz at 100KHz offset.

引用

页码：328 / 331

页数：4

共 50 条

[41] A Novel Co-Design Methodology for Optimizing ESD Protection Device using Layout Level Approach
Abhinav, Vishnuram
Sinha, Dheeraj Kumar
Chatterjee, Amitabh
Brewer, Forrest
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 282 - 287
[42] Incorporating Bottom-Up Approach Into Device/Circuit Co-Design for SRAM-Based Cache Memory Applications
Tayal, Shubham
Smaani, Billel
Rahi, Shiromani Balmukund
Upadhyay, Abhishek Kumar
Bhattacharya, Sandip
Ajayan, J.
Jena, Biswajit
Myeong, Ilho
Park, Byung-Gook
Song, Young Suh
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6127 - 6132
[43] Device/Circuit Co-Design Guide for Passive Memristor Array with Non-Linear Current-Voltage Behavior
Ham, Seok-Jin
Kim, Jeong-Heon
Min, Kyeong-Sik
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (09) : 6451 - 6454
[44] Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS
Vaddi, Ramesh
Dasgupta, S.
Agarwal, R. P.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (03) : 654 - 664
[45] Material-Device-Circuit Co-Design of 2-D Materials-Based Lateral Tunnel FETs
Agarwal, Tarun
Fiori, Gianluca
Soree, Bart
Radu, Iuliana
Heyns, Marc
Dehaene, Wim
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 979 - 986
[46] Device-circuit co-design of memristor-based on niobium oxide for large-scale crossbar memory
Gupta, Avinash Kumar
Yadav, Mani Shankar
Rawat, Brajesh
Memories - Materials, Devices, Circuits and Systems, 2023, 5
[47] Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
Yadav, Nandakishor
Shah, Ambika Prasad
Vishvakarma, Santosh Kumar
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2017, 30 (03) : 276 - 284
[48] Modeling of leakages in nano-scale DG MOSFET to implement low power SRAM: A device/circuit co-design
Sarkar, Deblina
Ganguly, Samiran
Datta, Deepanjan
Sarab, A. A. P.
Dasgupta, Sudeb
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 183 - +
[49] Design of SAW based MEMS device for self-powered electronics using artificial intelligence technique
Chu, Yih Bing
Zhang, YongCai
ENERGY REPORTS, 2022, 8 : 90 - 97
[50] Negative capacitance based phase-transition FET for low power applications: Device-circuit co-design
Yadav, Sameer
Kondekar, P. N.
Upadhyay, Pranshoo
Awadhiya, Bhaskar
MICROELECTRONICS JOURNAL, 2022, 123

← 1 2 3 4 5 →