Design of a 843MHz 35μW SAW Oscillator using Device and Circuit Co-design Technique

被引：0

作者：

Zhu, Yao ^{[1
]}

Zheng, Yuanjin ^{[1
]}

Wong, Chee-Leong ^{[1
]}

Je, Minkyu ^{[2
]}

Lynn, Khine ^{[2
]}

Kropelnicki, Piotr ^{[2
]}

Lin, Julius Tsai Ming ^{[2
]}

机构：

[1] Nanyang Technol Univ, Singapore 639798, Singapore

[2] A STAR Agcy Sci, Inst Microelectron, Res & Technol, Singapore, Singapore

来源：

2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 35 mu W SAW oscillator operating at 843MHz. The low power consumption is achieved through the co-design of SAW resonator and oscillator circuit with the aid of an accurate equivalent circuit model of SAW resonator. The equivalent circuit model of SAW resonator is improved from idealized lumped circuit model by accurate extraction and derivation of design parameters from FEM simulation in ANSYS. The simulated phase noise is -139.8dBc/Hz at 100KHz offset.

引用

页码：328 / 331

页数：4

共 50 条

[31] High-Data-Rate Modulators Based on Graphene Transistors: Device Circuit Co-Design Proposals
Pacheco-Sanchez, Anibal
Ramos-Silva, J. Noe
Mavredakis, Nikolaos
Ramirez-Garcia, Eloy
Jimenez, David
ELECTRONICS, 2024, 13 (20)
[32] Efficient Variability- and Reliability-aware Device-Circuit Co-Design: From Trap Behaviors to Circuit Performance
Chen, Wangyong
Cai, Linlin
Du, Gang
Liu, Xiaoyan
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
[33] Spacer Thickness Optimization for FinFET-based Logic and Memories: A Device-Circuit Co-design Approach
Gupta, Sumeet Kumar
Roy, Kaushik
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 187 - 192
[34] Impact of line edge roughness on the performance of 14-nm FinFET: Device-circuit Co-design
Rathore, Rituraj Singh
Rana, Ashwani K.
SUPERLATTICES AND MICROSTRUCTURES, 2018, 113 : 213 - 227
[35] Performance Projection of Negative Capacitance Complementary FET (NC-CFET): Device-Circuit Co-design
Kumar, Abhishek
Bulusu, Anand
Dasgupta, Avirup
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 370 - 372
[36] Statistical Variability and Sensitivity Analysis of Dual-k Spacer FinFET Device-Circuit Co-Design
Pal, Pankaj Kumar
Verma, Shivam
Kaushik, B. K.
Dasgupta, S.
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 190 - 193
[37] Enabling Robust SOT-MTJ Crossbars for Machine Learning using Sparsity-Aware Device-Circuit Co-design
Sharma, Tanvi
Wang, Cheng
Agrawal, Amogh
Roy, Kaushik
2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
[38] New frontiers of sub-100nm VLSI technology - Moving toward device and circuit co-design
Fukuma, M
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 4 - 7
[39] Millimeter-Wave Vertical III-V Nanowire MOSFET Device-to-Circuit Co-Design
Andric, Stefan
Fhager, Lars Ohlsson
Wernersson, Lars-Erik
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 434 - 440
[40] A Compact Single Stage Negative Resistance Oscillator with Improved Harmonic Suppression Using Co-Design Concept
Pal, Rijubrata
Mandal, Mrinal Kanti
Sengupta, Anirban
2019 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE (IMARC), 2019,

← 1 2 3 4 5 →