Design of a 843MHz 35μW SAW Oscillator using Device and Circuit Co-design Technique

被引：0

作者：

Zhu, Yao ^{[1
]}

Zheng, Yuanjin ^{[1
]}

Wong, Chee-Leong ^{[1
]}

Je, Minkyu ^{[2
]}

Lynn, Khine ^{[2
]}

Kropelnicki, Piotr ^{[2
]}

Lin, Julius Tsai Ming ^{[2
]}

机构：

[1] Nanyang Technol Univ, Singapore 639798, Singapore

[2] A STAR Agcy Sci, Inst Microelectron, Res & Technol, Singapore, Singapore

来源：

2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 35 mu W SAW oscillator operating at 843MHz. The low power consumption is achieved through the co-design of SAW resonator and oscillator circuit with the aid of an accurate equivalent circuit model of SAW resonator. The equivalent circuit model of SAW resonator is improved from idealized lumped circuit model by accurate extraction and derivation of design parameters from FEM simulation in ANSYS. The simulated phase noise is -139.8dBc/Hz at 100KHz offset.

引用

页码：328 / 331

页数：4

共 50 条

[21] Device-Circuit Co-design for Beyond 1 GHz 5 V Level Shifter Using DeMOS Transistors
Swain, Peeyusha Saurabha
Shrivastava, Mayank
Gossner, Harald
Baghini, Maryam Shojaei
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (11) : 3827 - 3834
[22] Design of the digital control system for imager stabilizing device by using hardware/software co-design method
Zhang, Yu-Fei
Feng, Ru-Peng
Zhang, Jian-Li
Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2002, 24 (02):
[23] A Co-Design Study Of Fusion Whole Device Modeling Using Code Coupling
Choi, Jong Youl
Logan, Jeremy
Mehta, Kshitij
Suchyta, Eric
Godoy, William
Thompson, Nicholas
Wan, Lipeng
Chen, Jieyang
Podhorszki, Norbert
Wolf, Matthew
Klasky, Scott
Dominski, Julien
Chang, Choong-Seock
PROCEEDINGS OF DRBSD-5 2019:: 2019 IEEE/ACM 5TH INTERNATIONAL WORKSHOP ON DATA ANALYSIS AND REDUCTION FOR BIG SCIENTIFIC DATA (DRBSD-5), 2019, : 35 - 41
[24] Projection of Circuit Performance at Cryogenic Temperatures including Self-Heating: A Device-Circuit Co-design Perspective
Shukla, Mohit
Dey, Sovan Kumar
Manivannan, Saravana
Dasgupta, Avirup
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 643 - 645
[25] Optimization and Co-Design of a 2-MHz GaN-based 700W LLC Converter
Jolly, Nitish
Chandwani, Ashwin
Irabor, Osarogie Purr
Mallik, Ayan
2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,
[26] Exploring the impact of domain numbers on negative capacitance effects in ferroelectric Device-Circuit Co-Design
Singh, Khoirom Johnson
Acharya, Lomash Chandra
Bulusu, Anand
Dasgupta, Sudeb
SOLID-STATE ELECTRONICS, 2023, 210
[27] Device circuit co-design to reduce gate leakage current in VLSI logic circuits in nano regime
Rana, Ashwani K.
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (03) : 487 - 500
[28] Novel Critical Path Aware Transistor Optimization for Mobile SoC Device-Circuit Co-design
Mojumder, Niladri N.
Song, S. C.
Wang, Joseph
Lin, Ken
Rim, Ken
Xu, Jeff
Yeap, Geoffrey
2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
[29] Enabling RRAM-Based Brain-Inspired Computation by Co-design of Device, Circuit, and System
Dou, Chunmeng
Xu, Xiaoxin
Zhang, Xumeng
Wang, Linfang
Ye, Wang
An, Junjie
Yang, Jianguo
Luo, Qing
Shi, Tuo
Liu, Jing
Shang, Dashan
Zhang, Feng
Liu, Qi
Liu, Ming
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[30] Computing with subthreshold leakage: Device/circuit/architecture co-design for ultralow-power subthreshold operation
Raychowdhury, A
Paul, BC
Bhunia, S
Roy, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1213 - 1224

← 1 2 3 4 5 →