Automated Correction of Design Errors by Edge Redirection on High-Level Decision Diagrams

被引：0
|
作者：
Karputkin, Anton [1 ]
Ubar, Raimund [1 ]
Tombak, Mati [1 ]
Raik, Jaan [1 ]
机构：
[1] Tallinn Univ Technol, Tallinn, Estonia
来源：
2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED) | 2012年
关键词：
high level decision diagrams; equivalence checking; automated error correction;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents a new method for design error correction by edge redirection on High-Level Decision Diagrams (HLDDs). In this paper, a canonical form of HLDDs developed by the authors is applied to automated correction of design errors. We show how realistic design errors can be represented by the redirection-based fault model. The theoretical basis of the approach is presented with the key advantages being the ability to handle multiple errors as well as the fact that the error correction is not restricted by the input stimuli. The method has been evaluated on a set of ITC99 benchmarks and on three real-world cores. Experiments show that the method is capable of correcting multiple design errors in very short run times
引用
收藏
页码：686 / 693
页数：8
相关论文
共 50 条
  • [1] Interactive Presentation Abstract: Automated Correction of Design Errors by Edge Redirection on High-Level Decision Diagrams
    Karputkin, Anton
    Ubar, Raimund
    Tombak, Mati
    Raik, Jaan
    2011 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2011, : 83 - 83
  • [2] Automated design error debug using high-level decision diagrams and mutation operators
    Raik, Jaan
    Repinski, Urmas
    Chepurov, Anton
    Hantson, Hanno
    Ubar, Raimund
    Jenihhin, Maksim
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (4-5) : 505 - 513
  • [3] Canonical representations of high-level decision diagrams
    Karputkina A.
    Ubara R.
    Raika J.
    Tombakb M.
    Estonian Journal of Engineering, 2010, 16 (01): : 39 - 55
  • [4] Diagnostic Modeling of Microprocessors with High-Level Decision Diagrams
    Ubar, R.
    Raik, J.
    Jutman, A.
    Jenihhin, M.
    Brik, M.
    Instenberg, M.
    Wuttke, H-D.
    BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 147 - 150
  • [5] Code coverage analysis using High-Level Decision Diagrams
    Raik, Jaan
    Reinsalu, Uljana
    Ubar, Raimund
    Jenihhin, Maksim
    Ellervee, Peeter
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 201 - 206
  • [6] Probabilistic Equivalence Checking Based on High-Level Decision Diagrams
    Karputkin, Anton
    Ubar, Raimund
    Tombak, Mati
    Raik, Jaan
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 423 - 428
  • [7] FPGA Acceleration of Probabilistic Sentential Decision Diagrams with High-level Synthesis
    Choi, Young-Kyu
    Santillana, Carlos
    Shen, Yujia
    Darwiche, Adnan
    Cong, Jason
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (02)
  • [8] Diagnostic modelling of digital systems with binary and high-level decision diagrams
    Ubar, Raimund
    Raik, Jaan
    Kruus, Helena
    Lensen, Harri
    Evartson, Teet
    PROGRESS IN INDUSTRIAL MATHEMATICS AT ECMI 2006, 2008, 12 : 902 - 907
  • [9] Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation
    Ubar, Raimund
    Raik, Jaan
    Karputkin, Anton
    Tombak, Mati
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 519 - +
  • [10] Temporally extended High-Level Decision Diagrams for PSL assertions simulation
    Jenihhin, Maksim
    Raik, Jaan
    Chepurov, Anton
    Ubar, Raimund
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 61 - 68
12345