Automated Correction of Design Errors by Edge Redirection on High-Level Decision Diagrams

被引:0
|
作者
Karputkin, Anton [1 ]
Ubar, Raimund [1 ]
Tombak, Mati [1 ]
Raik, Jaan [1 ]
机构
[1] Tallinn Univ Technol, Tallinn, Estonia
关键词
high level decision diagrams; equivalence checking; automated error correction;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper presents a new method for design error correction by edge redirection on High-Level Decision Diagrams (HLDDs). In this paper, a canonical form of HLDDs developed by the authors is applied to automated correction of design errors. We show how realistic design errors can be represented by the redirection-based fault model. The theoretical basis of the approach is presented with the key advantages being the ability to handle multiple errors as well as the fact that the error correction is not restricted by the input stimuli. The method has been evaluated on a set of ITC99 benchmarks and on three real-world cores. Experiments show that the method is capable of correcting multiple design errors in very short run times
引用
收藏
页码:686 / 693
页数:8
相关论文
共 50 条
  • [11] High-Level Decision Diagrams based Coverage Metrics for Verification and Test
    Jenihhin, Maksim
    Raik, Jaan
    Chepurov, Anton
    Reinsalu, Uljana
    Ubar, Raimund
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 49 - 54
  • [12] PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams
    Maksim Jenihhin
    Jaan Raik
    Anton Chepurov
    Raimund Ubar
    Journal of Electronic Testing, 2009, 25 : 289 - 300
  • [13] Multiple Control Fault Testing in Digital Systems with High-Level Decision Diagrams
    Ubar, Raimund
    Oyeniran, Stephen Adeboye
    PROCEEDING OF 2016 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR), 2016, : 61 - 66
  • [14] Multiple Fault Testing in Systems-on-Chip with High-Level Decision Diagrams
    Ubar, Raimund
    Oyeniran, Stephen Adeboye
    Schoelzel, Mario
    Vierhaus, Heinrich T.
    2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2015, : 66 - 71
  • [15] Application of high-level decision diagrams for simulation-based verification tasks
    Jenihhin M.
    Raik J.
    Chepurov A.
    Ubar R.
    Estonian Journal of Engineering, 2010, 16 (01): : 56 - 77
  • [16] PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams
    Jenihhin, Maksim
    Raik, Jaan
    Chepurov, Anton
    Ubar, Raimund
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 289 - 300
  • [17] A HIGH-LEVEL RECOGNIZER FOR SCHEMATIC DIAGRAMS
    TUDHOPE, DS
    OLDFIELD, JV
    IEEE COMPUTER GRAPHICS AND APPLICATIONS, 1983, 3 (03) : 33 - &
  • [18] An Automated High-level Design Framework for Partially Reconfigurable FPGAs
    Kumar, Rohit
    Gordon-Ross, Ann
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, 2015, : 170 - 175
  • [19] High-level FSMD design and automated clock gating with CoDeL
    Agarwal, Nainesh
    Dimopoulos, Nikitas
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2008, 33 (01): : 31 - 38
  • [20] High-level design verification using Taylor Expansion Diagrams: First results
    Kalla, P
    Ciesielski, M
    Boutillon, E
    Martin, E
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 13 - 17