A low-power implementation of asynchronous 8051 employing adaptive pipeline structure

被引：10

作者：

Lee, Je-Hoon ^{[1
]}

Kim, Young Hwan ^{[2
]}

Cho, Kyoung-Rok ^{[1
]}

机构：

[1] Chungbuk Natl Univ, BK Chungbuk Informat Technol Ctr 21, Chungbuk 361763, South Korea

[2] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 790784, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2008年 / 55卷 / 07期

关键词：

asynchronous logic circuits; computer architecture; microprocessor; pipelines; power analysis;

D O I：

10.1109/TCSII.2008.921589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power implementation of the A8051 processor. It employs an adaptive pipeline structure that allows to skip a redundant stage operation and to combine with the neighboring empty stage. The processor has three features to reduce the power dissipation as well as to improve performance: multilooping control for multicycle instructions, branch predictor for unconditional branches, and a single threading in the EXE stage. The experimental results show that A8051 runs about 1.8 times faster than the synchronous counterpart, CIP51 [reported in the HC8051F0xx Family Datasheet (2002)]. In terms of Et-2, our implementation shows 15 times higher efficiency than that of asynchronous counterpart developed by the Nanyang University [Chang and Gwee (2006)].

引用

页码：673 / 677

页数：5

共 50 条

[21] Low-power pipeline ADC for wireless LANs
Arias, J
Boccuzzi, V
Quintanilla, L
Enríquez, L
Bisbal, D
Banu, M
Barbolla, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (08) : 1338 - 1340
[22] Low-power design of pipeline A/D converters
Kawahito, S.
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 505 - 512
[23] Efficient Asynchronous Re-sampling Implementation on a Low-power Fixed-point DSP
Borgh, Markus
Schuldt, Christian
Claesson, Ingvar
2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 378 - +
[24] A low-power asynchronous hardware implementation of a novel SVM classifier, with an application in a speech recognition system
Batista, Gracieth C.
Oliveira, Duarte L.
Saotome, Osamu
Silva, Washington L. S.
MICROELECTRONICS JOURNAL, 2020, 105
[25] Designing asynchronous standby circuits for a low-power pager
Kessels, J
Marston, P
PROCEEDINGS OF THE IEEE, 1999, 87 (02) : 257 - 267
[26] Designing asynchronous standby circuits for a low-power pager
Kessels, J
Marston, P
THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 268 - 278
[27] ASYNCHRONOUS CIRCUITS FOR LOW-POWER - A DCC ERROR CORRECTOR
VANBERKEL, K
BURGESS, R
KESSELS, J
RONCKEN, M
SCHALIJ, F
PEETERS, A
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (02): : 22 - 32
[28] An Integrated Low-Power Asynchronous Epileptic Seizure Detector
Mirzaei, Marjan
Salam, Muhammad Tariqus
Dang Khoa Nguyen
Sawan, Mohamad
2012 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS): INTELLIGENT BIOMEDICAL ELECTRONICS AND SYSTEM FOR BETTER LIFE AND BETTER ENVIRONMENT, 2012, : 152 - 155
[29] Synthesis of low-power asynchronous circuits in a specified environment
Nowick, SM
Theobald, M
1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 92 - 95
[30] Architectural optimization for low-power nonpipelined asynchronous systems
Plana, LA
Nowick, SM
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 56 - 65

← 1 2 3 4 5 →