Computationally Efficient Analytic Charge Model for III-V Cylindrical Nanowire Transistors

被引：0
|
作者：
Ganeriwala, Mohit D. [1 ]
Marin, Enrique G. [2 ,3 ]
Ruiz, Francisco G. [2 ,3 ]
Mohapatra, Nihar R. [1 ]
机构：
[1] Indian Inst Technol, Dept Elect Engn, Gandhinagar, India
[2] Univ Pisa, Dept Informat Engn, Pisa, Italy
[3] Univ Granada, Dept Elect, Granada, Spain
来源：
2018 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | 2018年
关键词：
CAPACITANCE; SILICON;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present a computationally efficient compact model for calculating the charges and gate capacitance of III-V cylindrical nanowire transistors. We proposed an approximation which decouples the Poisson and the Schrodinger equation and addresses the issues of developing a computationally efficient analytical model. Using the proposed approximation, we derived a model suitable for the circuit simulators. The model is physics based and does not include any empirical parameters. The accuracy of the model is verified across nanowires of different sizes and materials using simulation results from a 2D Poisson-Schrodinger solver.
引用
收藏
页码：193 / 195
页数：3
相关论文
共 50 条
  • [1] Analytic drain current model for III-V cylindrical nanowire transistors
    Marin, E. G.
    Ruiz, F. G.
    Schmidt, V.
    Godoy, A.
    Riel, H.
    Gamiz, F.
    JOURNAL OF APPLIED PHYSICS, 2015, 118 (04)
  • [2] A Compact Charge and Surface Potential Model for III-V Cylindrical Nanowire Transistors
    Ganeriwala, Mohit D.
    Ruiz, Francisco G.
    Marin, Enrique G.
    Mohapatra, Nihar R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 73 - 79
  • [3] Ballistic recovery in III-V nanowire transistors
    Gilbert, M. J.
    Banerjee, S. K.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2007, 25 (01): : 189 - 193
  • [4] Performance Evaluation of III-V Nanowire Transistors
    Jansson, Kristofer
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2375 - 2382
  • [5] Ballistic to diffusive crossover in III-V nanowire transistors
    Gilbert, M. J.
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (04) : 645 - 653
  • [6] Phonon limited performance of III-V nanowire transistors
    Gilbert, M. J.
    Ferry, D. K.
    SEVENTH INTERNATIONAL CONFERENCE ON NEW PHENOMENA IN MESOSCOPIC STRUCTURES AND FIFTH INTERNATIONAL CONFERENCE ON SURFACES AND INTERFACES OF MESOSCOPIC DEVICES, 2005, 2006, 38 : 134 - 139
  • [7] Vertical III-V Nanowire Transistors and CMOS Circuits on Si
    Svensson, Johannes
    Dey, Anil
    Jacobsson, Daniel
    Wernersson, Lars-Erik
    2016 COMPOUND SEMICONDUCTOR WEEK (CSW) INCLUDES 28TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM) & 43RD INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS (ISCS), 2016,
  • [8] Effect of confinement in III-V nanowire field effect transistors
    Price, A.
    Martinez, A.
    18TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2015), 2015,
  • [9] Analytical Gate Capacitance Modeling of III-V Nanowire Transistors
    Marin, Enrique G.
    Garcia Ruiz, Francisco J.
    Maria Tienda-Luna, Isabel
    Godoy, Andres
    Gamiz, Francisco
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) : 1590 - 1599
  • [10] Analytical model for the threshold voltage of III-V nanowire transistors including quantum effects
    Marin, E. G.
    Ruiz, F. G.
    Tienda-Luna, I. M.
    Godoy, A.
    Gamiz, F.
    SOLID-STATE ELECTRONICS, 2014, 92 : 28 - 34
12345