Vertical III-V Nanowire Transistors and CMOS Circuits on Si

被引：0
|
作者：
Svensson, Johannes [1 ]
Dey, Anil [1 ]
Jacobsson, Daniel [1 ]
Wernersson, Lars-Erik [1 ]
机构：
[1] Lund Univ, S-22100 Lund, Sweden
来源：
2016 COMPOUND SEMICONDUCTOR WEEK (CSW) INCLUDES 28TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE & RELATED MATERIALS (IPRM) & 43RD INTERNATIONAL SYMPOSIUM ON COMPOUND SEMICONDUCTORS (ISCS) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [1] Vertical III-V Nanowire-Channel on Si
    Tomioka, Katsuhiro
    Fukui, Takashi
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 99 - 114
  • [2] Vertical III-V Nanowire Device Integration on Si(100)
    Borg, Mattias
    Schmid, Heinz
    Moselund, Kirsten E.
    Signorello, Giorgio
    Gignac, Lynne
    Bruley, John
    Breslin, Chris
    Das Kanungo, Pratyush
    Werner, Peter
    Riel, Heike
    NANO LETTERS, 2014, 14 (04) : 1914 - 1920
  • [3] Vertical Tunnel FETs Using III-V Nanowire/Si Heterojunctions
    Tomioka, Katsuhiro
    Fukui, Takashi
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 81 - 89
  • [4] A III-V nanowire channel on silicon for high-performance vertical transistors
    Tomioka, Katsuhiro
    Yoshimura, Masatoshi
    Fukui, Takashi
    NATURE, 2012, 488 (7410) : 189 - +
  • [5] Performance Assessment of CMOS circuits using III-V on Insulator MOS Transistors
    Maity, Subir Kumar
    Pandit, Soumya
    SILICON, 2021, 13 (06) : 1939 - 1949
  • [6] Performance Assessment of CMOS circuits using III-V on Insulator MOS Transistors
    Subir Kumar Maity
    Soumya Pandit
    Silicon, 2021, 13 : 1939 - 1949
  • [7] Ballistic recovery in III-V nanowire transistors
    Gilbert, M. J.
    Banerjee, S. K.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2007, 25 (01): : 189 - 193
  • [8] Performance Evaluation of III-V Nanowire Transistors
    Jansson, Kristofer
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (09) : 2375 - 2382
  • [9] Vertical III-V Nanowire MOSFETs, TFETs, and CMOS-Gates on Si: Processing in 3D
    Wernersson, Lars-Erik
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,
  • [10] GaSb nanowire pFETs for III-V CMOS
    Dey, Anil W.
    Svensson, Johannes
    Borg, B. Mattias
    Ek, Martin
    Lind, Erik
    Wernersson, Lars-Erik
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 13 - +
12345