Computationally Efficient Analytic Charge Model for III-V Cylindrical Nanowire Transistors

被引:0
|
作者
Ganeriwala, Mohit D. [1 ]
Marin, Enrique G. [2 ,3 ]
Ruiz, Francisco G. [2 ,3 ]
Mohapatra, Nihar R. [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Gandhinagar, India
[2] Univ Pisa, Dept Informat Engn, Pisa, Italy
[3] Univ Granada, Dept Elect, Granada, Spain
关键词
CAPACITANCE; SILICON;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a computationally efficient compact model for calculating the charges and gate capacitance of III-V cylindrical nanowire transistors. We proposed an approximation which decouples the Poisson and the Schrodinger equation and addresses the issues of developing a computationally efficient analytical model. Using the proposed approximation, we derived a model suitable for the circuit simulators. The model is physics based and does not include any empirical parameters. The accuracy of the model is verified across nanowires of different sizes and materials using simulation results from a 2D Poisson-Schrodinger solver.
引用
收藏
页码:193 / 195
页数:3
相关论文
共 50 条
  • [31] Towards vertical III-V nanowire devices
    Borgstrom, Magnus T.
    Immink, George
    Ketelaars, Bas
    Verheijen, Marcel A.
    Algra, Rienk
    Bakkers, Erik P. A. M.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 343 - 343
  • [32] III-V Nanowire Complementary Metal-Oxide Semiconductor Transistors Monolithically Integrated on Si
    Svensson, Johannes
    Dey, Anil W.
    Jacobsson, Daniel
    Wernersson, Lars-Erik
    NANO LETTERS, 2015, 15 (12) : 7898 - 7904
  • [33] High frequency III-V nanowire MOSFETs
    Lind, Erik
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (09)
  • [34] Tunable Electronic Transport Properties of Metal-Cluster-Decorated III-V Nanowire Transistors
    Han, Ning
    Wang, Fengyun
    Hou, Jared J.
    Yip, Sen Po
    Lin, Hao
    Xiu, Fei
    Fang, Ming
    Yang, Zaixing
    Shi, Xiaoling
    Dong, Guofa
    Hung, Tak Fu
    Ho, Johnny C.
    ADVANCED MATERIALS, 2013, 25 (32) : 4445 - 4451
  • [35] III-V nanowire growth mechanism: V/III ratio and temperature effects
    Dayeh, Shadi A.
    Yu, Edward T.
    Wang, Deli
    NANO LETTERS, 2007, 7 (08) : 2486 - 2490
  • [36] Recent progress in integration of III-V nanowire transistors on Si substrate by selective-area growth
    Tomioka, Katsuhiro
    Fukui, Takashi
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2014, 47 (39)
  • [37] Atomistic simulation of band-to-band tunneling in III-V nanowire field-effect transistors
    Basu, Dipanjan
    Register, Leonard F.
    Gilbert, Matthew J.
    Banerjee, Sanjay K.
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 186 - +
  • [38] Capacitance Measurements in Vertical III-V Nanowire TFETs
    Hellenbrand, Markus
    Memisevic, Elvedin
    Svensson, Johannes
    Krishnaraja, Abinaya
    Lind, Erik
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (07) : 943 - 946
  • [39] Advances in the theory of III-V nanowire growth dynamics
    Krogstrup, Peter
    Jorgensen, Henrik I.
    Johnson, Erik
    Madsen, Morten Hannibal
    Sorensen, Claus B.
    Fontcuberta i Morral, Anna
    Aagesen, Martin
    Nygard, Jesper
    Glas, Frank
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2013, 46 (31)
  • [40] Tunnel junctions in a III-V nanowire by surface engineering
    Nadar, Salman
    Rolland, Chloe
    Lampin, Jean-Francois
    Wallart, Xavier
    Caroff, Philippe
    Leturcq, Renaud
    NANO RESEARCH, 2015, 8 (03) : 980 - 989