A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture

被引:0
|
作者
Astrom, A
Hall, M
Edman, A
机构
关键词
D O I
10.1109/HIPC.1996.565830
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Today, it is accepted to say that the more bits you have got in your micro processor, the better performance you will have. This is probably true if only the performance is concerned. However, if the chip size of the processor is taken into account this might not be the case. In massively parallel architecture, chip area is an important figure. This is especially true for air-borne and, to certain extend industrial real-time applications. In this paper we study the impact of multi bit processors on the linear SIMD array called RVIP which is an architecture used for real-time radar signal processing. In RVIP, each processing element is bit serial. The results show that the gain in using multi bit processors is very little and that the optimal bit number probably is one or two. We believe that the results from this study can be transferred to other similar systems.
引用
收藏
页码:245 / 250
页数:6
相关论文
共 50 条
  • [41] SIGNAL PROCESSOR ARCHITECTURE FOR HIGH-PERFORMANCE REAL-TIME APPLICATIONS
    ISHSHALOM, J
    KAZANZIDES, P
    REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1989, : 184 - 193
  • [42] A fixed delay infinite-bit split adder architecture and its application in real-time image processing
    Hajjar, Amjad Fuad
    2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 194 - 197
  • [43] An analog parallel array processor for real-time sensor signal processing
    Kinget, P
    Steyaert, M
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 92 - 93
  • [44] The range image processing in real-time based on Digital Signal Processor
    Jin, YH
    Liu, WY
    Zheng, W
    Zhang, Y
    OPTICAL MANUFACTURING TECHNOLOGIES, 2002, 4921 : 78 - 83
  • [45] REAL-TIME SIGNAL-PROCESSING APPLICATIONS OF A DISTRIBUTED ARRAY PROCESSOR
    SIMPSON, P
    MERRIFIELD, BC
    COMPUTER PHYSICS COMMUNICATIONS, 1985, 37 (1-3) : 133 - 140
  • [46] VLSI architecture for real time processing of one-bit coded SAR signals
    Franceschetti, G.
    Tesauro, M.
    Strollo, A.G.M.
    Napoli, E.
    Cimino, C.
    Spirito, P.
    Mazzeo, A.
    Mazzocca, N.
    Conference Proceedings of the International Symposium on Signals, Systems and Electronics, 1998, : 282 - 286
  • [47] A VLSI architecture for real time processing of one-bit coded SAR signals
    Franceschetti, G
    Tesauro, M
    Strollo, AGM
    Napoli, E
    Cimino, C
    Spirito, P
    Mazzeo, A
    Mazzocca, N
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 282 - 286
  • [48] Bit-serial convolution with prediction threshold for convolutional neural networks: Electrical Engineering Subject Index: EL7 Signal Processing
    Hsiao, Jen-Hao
    Chin, Wen-Long
    Wu, Yu-Feng
    Chang, Deng-Kai
    Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A, 2022, 45 (03): : 266 - 272
  • [49] Bit-serial convolution with prediction threshold for convolutional neural networks Electrical Engineering Subject Index: EL7 Signal Processing
    Hsiao, Jen-Hao
    Chin, Wen-Long
    Wu, Yu-Feng
    Chang, Deng-Kai
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2022, 45 (03) : 266 - 272
  • [50] A Real Time Multi-Bit DAC Mismatch Estimation & Correction Technique For Wideband Continuous Time Sigma Delta Modulators
    Bal, Ankur
    Gupta, Sharad
    Singh, Rupesh
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 39 - 43