A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture

被引:0
|
作者
Astrom, A
Hall, M
Edman, A
机构
关键词
D O I
10.1109/HIPC.1996.565830
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Today, it is accepted to say that the more bits you have got in your micro processor, the better performance you will have. This is probably true if only the performance is concerned. However, if the chip size of the processor is taken into account this might not be the case. In massively parallel architecture, chip area is an important figure. This is especially true for air-borne and, to certain extend industrial real-time applications. In this paper we study the impact of multi bit processors on the linear SIMD array called RVIP which is an architecture used for real-time radar signal processing. In RVIP, each processing element is bit serial. The results show that the gain in using multi bit processors is very little and that the optimal bit number probably is one or two. We believe that the results from this study can be transferred to other similar systems.
引用
收藏
页码:245 / 250
页数:6
相关论文
共 50 条
  • [21] Mixed signal SIMD processor array vision chip for real-time image processing
    Stephen J. Carey
    David R. W. Barr
    Bin Wang
    Alexey Lopich
    Piotr Dudek
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 385 - 399
  • [22] 32-bit SIMD SHARC architecture digital audio signal processing applications
    Tomarakos, J
    Duggan, C
    JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 2000, 48 (03): : 220 - +
  • [23] Built-In Self-Test of bit-serial arithmetic units for digital signal processing
    Kreken, HO
    Aas, EJ
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 453 - 459
  • [24] A VLIW processor for real-time signal processing
    Nakamura, K
    Sakai, K
    Ae, T
    ISSPA 96 - FOURTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 664 - 667
  • [25] GENES IV: a bit-serial processing element for a multi-model neural-network accelerator
    Swiss Federal Inst of Technology, Lausanne, Switzerland
    J VLSI Signal Process, 3 (257-273):
  • [26] Parallel ultra large scale engine SIMD architecture for real-time digital signal processing applications
    Marriott, P
    Kraljic, IC
    Savaria, Y
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 482 - 487
  • [27] A multi matrix-processor core architecture for real-time image processing SoC
    Mizumoto, Katsuya
    Tanizaki, Tetsushi
    Kobayashi, Soichi
    Nakajima, Masarni
    Gyohten, Takayuki
    Yarnasaki, Hiroyuki
    Noda, Hideyuki
    Higashida, Motoki
    Okuno, Yoshihiro
    Arimoto, Kazutarni
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 180 - 183
  • [28] REAL-TIME PROGRAMMABLE PARALLEL DIGITAL SIGNAL PROCESSOR ARCHITECTURE
    BARR, PC
    BRESSEL, JG
    HARRIS, JD
    VALAS, CJ
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 558 - 562
  • [29] Modular architecture for statistical signal parameter measurement using multi-bit random-data representation
    Petriu, EM
    Al-Dhaher, A
    Zhao, LC
    Dostaler, M
    2001 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 295 - 298
  • [30] An on-sensor bit-serial column-parallel processing architecture for high-speed discrete Fourier transform
    Eki, Tatsuya
    Kawahito, Shoji
    Tadokoro, Yoshiaki
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) : 642 - 646