共 50 条
- [41] On Chip Cache Quantitative Optimization Approach: Study in Chip Multi-processor Design HIGH PERFORMANCE COMPUTING AND APPLICATIONS, 2010, 5938 : 550 - 556
- [42] A Novel Highly Flexible Network Multi-Processor Optimised for Reconfigurable Devices AFRICON, 2013, 2013, : 759 - 764
- [43] A generic wrapper architecture for multi-processor SoC cosimulation and design PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
- [44] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
- [45] Predicting inter-thread cache contention on a chip multi-processor architecture 11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 340 - 351
- [47] A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2009, 5409 : 263 - +
- [48] Oticon Hearing Aids - Highly Optimized Multi-processor Systems on Chip 2012 18TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2012, : XVI - XVI
- [49] Evaluation of allocation algorithms for torus structured Chip Multi-Processor systems 2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1531 - +