Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture

被引:0
|
作者
Dutta, Anandi [1 ]
Bayoumi, Magdy [1 ]
机构
[1] Univ Louisiana Lafayette, Lafayette, LA 70504 USA
关键词
Reconfigurable MPSoC; Machine Learning Algorithm; Android Application; Hand-held Device;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, a smart designing framework for a Systems-on-Chip has been proposed. We examined a reconfigurable MPSoC architecture which incorporates one Processor-FPGA core to ensure flexibility and better design parameters. The objective of this work is to propose and develop a smart framework which initiates this philosophy: the system would build a better system by itself. The system would learn about usage statistics by using an android application. Then the system would form a decision function and classify the user with the help of support vector machine-based machine learning algorithm. According to user's preference, it would re-design the reconfigurable MPSoC to ensure customized and superior user experience. The machine learning algorithm runs on cloud for saving computing power and resources. An image processing task has been performed as a case-study on a FPGA-SoC platform and on GPU as a proof of concept to ensure current standards. As of our knowledge, this is a novel and competent approach of designing system for hand-held devices which enables customization of the device after the manufacturer's end.
引用
收藏
页码:340 / 342
页数:3
相关论文
共 50 条
  • [41] On Chip Cache Quantitative Optimization Approach: Study in Chip Multi-processor Design
    Zhang, Chi
    Wang, Xiang
    HIGH PERFORMANCE COMPUTING AND APPLICATIONS, 2010, 5938 : 550 - 556
  • [42] A Novel Highly Flexible Network Multi-Processor Optimised for Reconfigurable Devices
    Raptis, Grigoris
    Papaefstathiou, Ioannis
    Georgopoulos, Konstantinos
    Manifavas, Charalampos
    AFRICON, 2013, 2013, : 759 - 764
  • [43] A generic wrapper architecture for multi-processor SoC cosimulation and design
    Yoo, S
    Nicolescu, G
    Lyonnard, D
    Baghdadi, A
    Jerraya, AA
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
  • [44] A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP
    Pham, Hung-Manh
    Pillement, Sebastien
    Demigny, Didier
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 284 - 289
  • [45] Predicting inter-thread cache contention on a chip multi-processor architecture
    Chandra, D
    Guo, F
    Kim, S
    Solihin, Y
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 340 - 351
  • [46] CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications
    Shabbir, A.
    Kumar, A.
    Stuijk, S.
    Mesman, B.
    Corporaal, H.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (07) : 265 - 277
  • [47] A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip
    Salamy, Hassan
    Ramanujam, J.
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2009, 5409 : 263 - +
  • [48] Oticon Hearing Aids - Highly Optimized Multi-processor Systems on Chip
    Balsby, Mogens Cash
    2012 18TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2012, : XVI - XVI
  • [49] Evaluation of allocation algorithms for torus structured Chip Multi-Processor systems
    Koszalka, Leszek
    Jakimczuk, Lukasz
    Kmiecik, Wojciech
    Pozniak-Koszalka, Iwona
    Kasprzak, Andrzej
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 1531 - +
  • [50] Mobile satellite reception with a virtual satellite dish based on a reconfigurable multi-processor architecture
    van de Burgwal, M. D.
    Rovers, K. C.
    Blom, K. C. H.
    Kokkeler, A. B. J.
    Smit, G. J. M.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (08) : 716 - 728