Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture

被引:0
|
作者
Dutta, Anandi [1 ]
Bayoumi, Magdy [1 ]
机构
[1] Univ Louisiana Lafayette, Lafayette, LA 70504 USA
关键词
Reconfigurable MPSoC; Machine Learning Algorithm; Android Application; Hand-held Device;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, a smart designing framework for a Systems-on-Chip has been proposed. We examined a reconfigurable MPSoC architecture which incorporates one Processor-FPGA core to ensure flexibility and better design parameters. The objective of this work is to propose and develop a smart framework which initiates this philosophy: the system would build a better system by itself. The system would learn about usage statistics by using an android application. Then the system would form a decision function and classify the user with the help of support vector machine-based machine learning algorithm. According to user's preference, it would re-design the reconfigurable MPSoC to ensure customized and superior user experience. The machine learning algorithm runs on cloud for saving computing power and resources. An image processing task has been performed as a case-study on a FPGA-SoC platform and on GPU as a proof of concept to ensure current standards. As of our knowledge, this is a novel and competent approach of designing system for hand-held devices which enables customization of the device after the manufacturer's end.
引用
收藏
页码:340 / 342
页数:3
相关论文
共 50 条
  • [11] Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip
    Ruggiero, Martino
    Guerri, Alessio
    Bertozzi, Davide
    Poletti, Francesco
    Milano, Michela
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1 - +
  • [12] An FPGA design flow for reconfigurable network-based multi-processor systems on chip
    Kumar, Akash
    Hansson, Andreas
    Huisken, Jos
    Corporaal, Henk
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 117 - +
  • [13] Evolvable multi-processor: a novel MPSoC architecture with evolvable task decomposition and scheduling
    Vakili, S.
    Fakhraie, S. M.
    Mohammadi, S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (02): : 143 - 156
  • [14] Stochastic allocation and scheduling for conditional task graphs in multi-processor systems-on-chip
    Michele Lombardi
    Michela Milano
    Martino Ruggiero
    Luca Benini
    Journal of Scheduling, 2010, 13 : 315 - 345
  • [15] Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip
    Patel, K
    Macii, E
    Poncino, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 361 - 364
  • [16] A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip
    May, Matthias
    Wehn, Norbert
    Bouajila, Abdelmajid
    Zeppenfeld, Johannes
    Stechele, Walter
    Herkersdorf, Andreas
    Ziener, Daniel
    Teich, Juergen
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 375 - 380
  • [17] Stochastic allocation and scheduling for conditional task graphs in multi-processor systems-on-chip
    Lombardi, Michele
    Milano, Michela
    Ruggiero, Martino
    Benini, Luca
    JOURNAL OF SCHEDULING, 2010, 13 (04) : 315 - 345
  • [18] A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication
    Rana V.
    Atienza D.
    Santambrogio M.D.
    Sciuto D.
    De Micheli G.
    IFIP Advances in Information and Communication Technology, 2010, 313 : 232 - 250
  • [19] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
    Rana, Vincenzo
    Atienza, David
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    De Micheli, Giovanni
    VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
  • [20] Embedded multi-processor system-on-chip (MPSoC) design considering process variations
    Wang, Feng
    Xie, Yuan
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2666 - 2670