Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture

被引:0
|
作者
Dutta, Anandi [1 ]
Bayoumi, Magdy [1 ]
机构
[1] Univ Louisiana Lafayette, Lafayette, LA 70504 USA
关键词
Reconfigurable MPSoC; Machine Learning Algorithm; Android Application; Hand-held Device;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, a smart designing framework for a Systems-on-Chip has been proposed. We examined a reconfigurable MPSoC architecture which incorporates one Processor-FPGA core to ensure flexibility and better design parameters. The objective of this work is to propose and develop a smart framework which initiates this philosophy: the system would build a better system by itself. The system would learn about usage statistics by using an android application. Then the system would form a decision function and classify the user with the help of support vector machine-based machine learning algorithm. According to user's preference, it would re-design the reconfigurable MPSoC to ensure customized and superior user experience. The machine learning algorithm runs on cloud for saving computing power and resources. An image processing task has been performed as a case-study on a FPGA-SoC platform and on GPU as a proof of concept to ensure current standards. As of our knowledge, this is a novel and competent approach of designing system for hand-held devices which enables customization of the device after the manufacturer's end.
引用
收藏
页码:340 / 342
页数:3
相关论文
共 50 条
  • [31] Fault Containment in a Reconfigurable Multi-Processor System-on-a-Chip
    Obermaisser, R.
    Hoeftberger, O.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
  • [32] A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip
    Goehringer, Diana
    Huebner, Michael
    Benz, Michael
    Becker, Juergen
    2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 259 - 262
  • [33] A system-level design method for cognitive radio on a reconfigurable multi-processor architecture
    Zhang, Qiwei
    Kokkeler, Andre B. J.
    Smit, Gerard J. M.
    2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 3 - 6
  • [34] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [35] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Jianxun Zhang
    Zhimin Gu
    Yan Huang
    Ninghan Zheng
    Xiaohan Hu
    International Journal of Parallel Programming, 2015, 43 : 180 - 202
  • [36] Helper Thread Prefetching Control Framework on Chip Multi-processor
    Zhang, Jianxun
    Gu, Zhimin
    Huang, Yan
    Zheng, Ninghan
    Hu, Xiaohan
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (02) : 180 - 202
  • [37] MAX: A multi objective memory architecture eXploration framework for embedded systems-on-chip
    Kumar, T. S. Rajesh
    Ravikumar, C. P.
    Govindarajan, R.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 527 - +
  • [38] Connection by communication paradigm for dynamically reconfigurable multi-processor systems
    Tudruj, M
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING - PARELEC 2000, PROCEEDINGS, 2000, : 74 - 78
  • [39] A 16-port data cache for chip multi-processor architecture
    Jing, Wang
    Xiaoya, Fan
    Hai, Wang
    Ming, Yang
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL III, 2007, : 183 - 186
  • [40] A scalable single-chip multi-processor architecture with on-chip RTOS kernel
    Theelen, BD
    Verschueren, AC
    Suárez, VVR
    Stevens, MPJ
    Nuñez, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (12-15) : 619 - 639