共 50 条
- [31] Fault Containment in a Reconfigurable Multi-Processor System-on-a-Chip 2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
- [32] A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip 2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 259 - 262
- [33] A system-level design method for cognitive radio on a reconfigurable multi-processor architecture 2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 3 - 6
- [34] Configurable multi-processor architecture and its processor element design ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
- [35] Helper Thread Prefetching Control Framework on Chip Multi-processor International Journal of Parallel Programming, 2015, 43 : 180 - 202
- [37] MAX: A multi objective memory architecture eXploration framework for embedded systems-on-chip 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 527 - +
- [38] Connection by communication paradigm for dynamically reconfigurable multi-processor systems INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING - PARELEC 2000, PROCEEDINGS, 2000, : 74 - 78
- [39] A 16-port data cache for chip multi-processor architecture ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL III, 2007, : 183 - 186