A Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Data Transmission

被引：0
|
作者：
Kim, Heegon [1 ]
Cho, Jonghyun [1 ]
Kim, Joohee [1 ]
Kim, Kiyeong [1 ]
Choi, Sumin [1 ]
Kim, Joungho [1 ]
Pak, Jun So [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, TERA Lab, Taejon 305701, South Korea
来源：
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2012年
关键词：
Inter-symbol Interference (ISI); On-interposer passive equalizer; Silicon-interposer; Wide-band; Wide I/O;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a new compact on-interposer passive equalizer was proposed for chip-to-chip high-speed data transmission on the silicon-based on-interposer channel. The proposed equalizer uses the parasitic resistance and inductance of the coil-shaped on-interposer shunt metal line structure to produce the high-pass filter for loss compensation. This results in wide-band channel equalization and low power-consumption. Moreover, the compact coil-shaped structure of the proposed equalizer allows for wide I/O and high adjustability. The remarkable performance of the proposed compact on-interposer passive equalizer is successfully demonstrated by a frequency- and time-domain simulation of up to 10 Gbps.
引用
收藏
页码：95 / 98
页数：4
相关论文
共 50 条
  • [21] Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect
    Rao, P. Vijaya Sankara
    Mandal, Pradip
    MICROELECTRONICS JOURNAL, 2011, 42 (07) : 957 - 965
  • [22] High-Speed Low-Current Duobinary Signaling Over Active Terminated Chip-to-Chip Interconnect
    Vijaya, Sankara Rao P.
    Mandal, Pradip
    Sachdev, Sunil
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 73 - 78
  • [23] A Passive Equalizer Based on a Stub and Broadside Coupled Lines for High-Speed Data Transmission
    Wang, Yi
    Tang, Min
    Wu, Lin-Sheng
    Mao, Jun-Fa
    2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 238 - 240
  • [24] Optical design of active interposer for high-speed chip level optical interconnects
    Hiramatsu, S
    Mikawa, T
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2006, 24 (02) : 927 - 934
  • [25] REGENERATOR CHIP SET FOR HIGH-SPEED DIGITAL TRANSMISSION
    ROSS, DG
    MOYER, SF
    ECKTON, WH
    PASKI, RM
    EHRENBERG, DG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 331 - 336
  • [26] A REGENERATOR CHIP SET FOR HIGH-SPEED DIGITAL TRANSMISSION
    ROSS, DG
    PASKI, RM
    EHRENBERG, DG
    ECKTON, WH
    MOYER, SF
    IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1984, 27 : 240 - +
  • [27] CHIP SETS FOR HIGH-SPEED FIBER OPTIC TRANSMISSION
    GERHARDT, E
    HEIDEMANN, R
    POHLMANN, W
    SCHLAG, E
    ELECTRICAL COMMUNICATION, 1991, 65 (02): : 131 - 139
  • [28] Digitally tuneable on-chip resistor in CMOS for high-speed data transmission
    Koo, KH
    Seo, JH
    Ko, ML
    Kim, JW
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 185 - 188
  • [29] Design of Analog-type High-speed SerDes Using Digital Components for Optical Chip-to-chip Link
    Sangirov, Jamshid
    Nguyen, Nga T. H.
    Ngo, Trong-Hieu
    Im, Dong-min
    Ukaegbu, Augustine I.
    Lee, Tae-Woo
    Cho, Mu Hee
    Park, Hyo-Hoon
    OPTOELECTRONIC INTERCONNECTS AND COMPONENT INTEGRATION IX, 2010, 7607
  • [30] A simple and fast tool for the modelling of inter-symbol interference and equalization in high-speed chip-to-chip interfaces
    Cortiula, A.
    Dazzi, M.
    Marcon, M.
    Menin, D.
    Scapol, M.
    Bandiziol, A.
    Cristofoli, A.
    Grollitsch, W.
    Nonis, R.
    Palestri, P.
    2019 42ND INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2019, : 112 - 116
12345