A Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Data Transmission

被引：0
|
作者：
Kim, Heegon [1 ]
Cho, Jonghyun [1 ]
Kim, Joohee [1 ]
Kim, Kiyeong [1 ]
Choi, Sumin [1 ]
Kim, Joungho [1 ]
Pak, Jun So [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, TERA Lab, Taejon 305701, South Korea
来源：
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2012年
关键词：
Inter-symbol Interference (ISI); On-interposer passive equalizer; Silicon-interposer; Wide-band; Wide I/O;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a new compact on-interposer passive equalizer was proposed for chip-to-chip high-speed data transmission on the silicon-based on-interposer channel. The proposed equalizer uses the parasitic resistance and inductance of the coil-shaped on-interposer shunt metal line structure to produce the high-pass filter for loss compensation. This results in wide-band channel equalization and low power-consumption. Moreover, the compact coil-shaped structure of the proposed equalizer allows for wide I/O and high adjustability. The remarkable performance of the proposed compact on-interposer passive equalizer is successfully demonstrated by a frequency- and time-domain simulation of up to 10 Gbps.
引用
收藏
页码：95 / 98
页数：4
相关论文
共 50 条
  • [31] A LOW-MASS HIGH-SPEED μGC SEPARATION COLUMN WITH BUILT-IN FLUIDIC CHIP-TO-CHIP INTERCONNECTS
    Beach, K. T. M.
    Reidy, S. M.
    Gordenker, R. J. M.
    Wise, K. D.
    2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 813 - 816
  • [32] High-speed 985 nm bottom-emitting VCSEL Arrays for chip-to-chip parallel optical interconnects
    Lin, Chao-Kun
    Tandon, Ashish
    Djordjev, Kostadin
    Corzine, Scott W.
    Tan, Michael R. T.
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2007, 13 (05) : 1332 - 1339
  • [33] Over 10 Gbps/ch compact active interposer module for high-speed and high-density chip level optical interconnects
    Mikawa, T
    Furuyama, H
    Hiramatsu, S
    Kinoshita, M
    Ibaragi, O
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 368 - 369
  • [34] A low-noise equalizer for high-speed data transmission
    Lint, XF
    Huang, J
    Zhou, J
    Liut, J
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 385 - 388
  • [35] A system for asynchronous high-speed chip to chip communication
    Roine, PT
    SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 2 - 10
  • [36] HIGH-SPEED CHIP DESIGN
    MCGUFFIN, R
    MURPHY, B
    HINGARH, H
    COMPUTER GRAPHICS WORLD, 1987, 10 (10) : 89 - 90
  • [37] High-speed interchip data transmission technology for superconducting multi-chip modules
    Gupta, D
    Li, WQ
    Kaplan, SB
    Vernik, IV
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 731 - 734
  • [38] Mode-Selective Transmission Line for Chip-to-Chip Terabit-per-Second Data Transmission
    Fesharaki, Faezeh
    Djerafi, Tar
    Chaker, Mohamed
    Wu, Ke
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (07): : 1272 - 1280
  • [39] CLOSELY PACKED MICROSTRIP LINES AS VERY HIGH SPEED CHIP-TO-CHIP INTERCONNECTS.
    Kwon, Oh-Kyong
    Pease, R.Fabian W.
    IEEE transactions on components, hybrids, and manufacturing technology, 1986, CHMT-10 (03): : 314 - 320
  • [40] High-Density Silicon Carrier Transmission Line Design for Chip-to-Chip Interconnects
    Gu, Xiaoxiong
    Turlapati, Lavanya
    Dang, Bing
    Tsang, Cornelia K.
    Andry, Paul S.
    Dickson, Timothy O.
    Beakes, Michael P.
    Knickerbocker, John U.
    Friedman, Daniel J.
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 27 - 30
12345