A 0.87 mW 7MHz-BW 76dB-SNDR Passive Noise-Shaping Modulator Based On A SAR ADC

被引:0
|
作者
Dai, Zhiyuan [1 ]
Hu, Hang [1 ]
Li, Manxin [1 ]
Ye, Fan [1 ]
Ren, Junyan [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The successive approximation register (SAR) ADC plays a key role in moderate resolution and conversion rate. In higher resolution occasion, pipeline ADC is a better choice but it needs higher power consumption. SAR ADC with a passive noise-shaping modulator is an appropriate choice to increase the ENOB and save power consumption. This paper proposes a design of a 3rd order passive noise-shaping modulator based on a SAR ADC in 65 nm CMOS technology, The simulation result realizes 76 dB SNDR at 80MS/s sampling frequency. It only consumes 0.87mW and achieves a FoMw of 11.9fJ/conv. step and FoMs of 175.22dB.
引用
收藏
页码:28 / 31
页数:4
相关论文
共 50 条
  • [21] A 98.1-dB SNDR 188-dB FoMs Noise-Shaping SAR ADC Using Series Connection Capacitors
    Jing, Xixin
    Lan, Zhechong
    Zhang, Bing
    Dong, Li
    Xin, Youze
    Guo, Zhuoqi
    Xue, Zhongming
    Geng, Li
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 10 - 13
  • [22] A 12 MHz BW, 80 dB SNDR, 83 dB DR, 4 th order CT-ΔΣ modulator with 2nd order noise-shaping and pipelined SAR-VCO based quantizer
    Dey, Siladitya
    Mayaram, Kartikeya
    Fiez, Terri
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [23] A 13.2fJ/step 74.3-dB SNDR Pipelined Noise-shaping SAR plus VCO ADC
    Bhanushali, Sumukh Prashant
    Sanyal, Arindam
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 285 - 288
  • [24] A 68 μW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR
    Leene, Lieuwe B.
    Letchumanan, Shiva
    Constandinou, Timothy G.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [25] A 13.2-fJ/Step 74.3-dB SNDR Pipelined Noise-Shaping SAR plus VCO ADC
    Bhanushali, Sumukh Prashant
    Sanyal, Arindam
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2025, 5 : 75 - 85
  • [26] A 16.5-μW 73.7-dB-SNDR Second-Order Fully Passive Noise-Shaping SAR ADC With a Hybrid Switching Procedure
    Li, Zheng
    Yang, Yating
    Liu, Mingyang
    Liu, Wei
    Hou, Ying
    Wei, Zihui
    Wang, Xiaosong
    Li, Zhenming
    Huang, Shuilong
    Liu, Yu
    IEEE ACCESS, 2023, 11 : 89298 - 89308
  • [27] A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR
    Shen, Linxiao
    Gao, Zijie
    Yang, Xiangxing
    Shi, Wei
    Sun, Nan
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 382 - +
  • [28] A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC
    Song, Yan
    Chan, Chi-Hang
    Zhu, Yan
    Martins, Rui P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (02) : 312 - 321
  • [29] A 100MHz-BW 68dB-SNDR Tuning-Free Hybrid-Loop DSM with an Interleaved Bandpass Noise-Shaping SAR Quantizer
    Jie, Lu
    Chen, Hsiang-Wen
    Zheng, Boyi
    Flynn, Michael P.
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 168 - +
  • [30] A 75dB-SNDR 10MHz-BW 2-Channel Time-Interleaved Noise-Shaping SAR ADC Directly Powered by an On-Chip DC-DC Converter
    Gong, Haoyu
    Zeng, Wen-Liang
    Guo, Mingqiang
    Lam, Chi-Seng
    Zhao, Shulin
    Martins, Rui Paulo
    Sin, Sai-Weng
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,