Leakage Characterization of 10T SRAM Cell

被引：106

作者：

Islam, A. ^{[1
]}

Hasan, M. ^{[2
]}

机构：

[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Jharkhand, India

[2] Aligarh Muslim Univ, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2012年 / 59卷 / 03期

关键词：

Read static noise margin (RSNM); SRAM; standby power; variability; POWER APPLICATIONS; HIGH-SPEED; CMOS; VARIABILITY; DESIGN;

D O I：

10.1109/TED.2011.2181387

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a technique for designing a low-power and variability-aware SRAM cell. The cell achieves low power dissipation due to its series-connected tail transistor and read buffers, which offer a stacking effect. This paper studies the impact of process, voltage, and temperature (PVT) variations on most of the design metrics of the SRAM cell and compares the results with standard 6T, 9T, and ST10T (Schmitt trigger based) SRAM cells.

引用

页码：631 / 638

页数：8

共 50 条

[41] Sub-threshold 10T SRAM bit cell with read/write XY selection
Feki, Anis
Allard, Bruno
Turgis, David
Lafont, Jean-Christophe
Drissi, Faress Tissafi
Abouzeid, Fady
Haendler, Sebastien
SOLID-STATE ELECTRONICS, 2015, 106 : 1 - 11
[42] A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins
Abbasian, Erfan
Izadinasab, Farzaneh
Gholipour, Morteza
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (04) : 1606 - 1616
[43] Low Power Novel 10T SRAM with Stabled Optimized Area
Sharif, Kazi Fatima
Islam, Riazul
Biswas, Satyendra N.
2018 4TH IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2018), 2018, : 21 - 24
[44] Charge sharing based 10T SRAM for low-power
Maroof, Naeem
Sohail, Muhammad
Shin, Hyunchul
IEICE ELECTRONICS EXPRESS, 2016, 13 (05):
[45] Reduction of Read Power in 10T SRAM Using SVL Technique
Chaurasia, Ranu
Chaudhary, Akhilesh Kumar
Verma, Sudhanshu
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2022, 16 (04): : 339 - 351
[46] Carbon Nanotube-Based CMOS SRAM: 1 kbit 6T SRAM Arrays and 10T SRAM Cells
Kanhaiya, Pritpal S.
Lau, Christian
Hills, Gage
Bishop, Mindy D.
Shulaker, Max M.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (12) : 5375 - 5380
[47] Design of a high performance CNFET 10T SRAM cell at 5nm technology node
Yang, Zihao
Yin, Minghui
You, Yunxia
Li, Zhiqiang
Liu, Xin
Zhang, Weihua
IEICE ELECTRONICS EXPRESS, 2023, 20 (12):
[48] Comparative Study of CMOS- and FinFET-based 10T SRAM Cell in Subthreshold regime
Pal, Soumitra
Bhattacharya, Arundhati
Islam, Aminul
2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 507 - 511
[49] A sub-threshold 10T FinFET SRAM cell design for low-power applications
Dolatshah, Amir
Abbasian, Erfan
Nayeri, Maryam
Sofimowloodi, Sobhan
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 157
[50] Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
Erfan Abbasian
Morteza Gholipour
Circuits, Systems, and Signal Processing, 2022, 41 : 5914 - 5932

← 1 2 3 4 5 →