Leakage Characterization of 10T SRAM Cell

被引：106

作者：

Islam, A. ^{[1
]}

Hasan, M. ^{[2
]}

机构：

[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Jharkhand, India

[2] Aligarh Muslim Univ, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2012年 / 59卷 / 03期

关键词：

Read static noise margin (RSNM); SRAM; standby power; variability; POWER APPLICATIONS; HIGH-SPEED; CMOS; VARIABILITY; DESIGN;

D O I：

10.1109/TED.2011.2181387

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a technique for designing a low-power and variability-aware SRAM cell. The cell achieves low power dissipation due to its series-connected tail transistor and read buffers, which offer a stacking effect. This paper studies the impact of process, voltage, and temperature (PVT) variations on most of the design metrics of the SRAM cell and compares the results with standard 6T, 9T, and ST10T (Schmitt trigger based) SRAM cells.

引用

页码：631 / 638

页数：8

共 50 条

[21] Soft Error Hardened Asymmetric 10T SRAM Cell for Aerospace Applications
Ambika Prasad Shah
Santosh Kumar Vishvakarma
Michael Hübner
Journal of Electronic Testing, 2020, 36 : 255 - 269
[22] A 1.85fW/bit Ultra Low Leakage 10T SRAM with Speed Compensation Scheme
Kim, Daeyeon
Chen, Gregory
Fojtik, Matthew
Seok, Mingoo
Blaauw, David
Sylvester, Dennis
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 69 - 72
[23] Novel Low Power 10T Sram Cell on 90nm CMOS
Prasad, Govind
Bhargav, Gande
Datta, C. Srikar
PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 109 - 114
[24] 10T FinFET based SRAM cell with improved stability for low power applications
Sharma, Deepika
Birla, Shilpi
INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (12) : 2053 - 2068
[25] Design of 10T SRAM cell with improved read performance and expanded write margin
Sachdeva, Ashish
Tomar, V. K.
IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 42 - 64
[26] A new low-power 10T SRAM cell with improved read SNM
Pasandi, Ghasem
Jafari, Mohsen
Imani, Mohsen
INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1621 - 1633
[27] A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application
Dohar, Suraj Singh
Siddharth, R. K.
Vasantha, M. H.
Kumar, Nithin Y. B.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (05) : 2265 - 2270
[28] A Novel Low-Power and Soft Error Recovery 10T SRAM Cell
Liu, Changjun
Liu, Hongxia
Yang, Jianye
MICROMACHINES, 2023, 14 (04)
[29] Single Bit -Line 10T SRAM cell for Low power and High SNM
Banga, Himanshu
Agarwal, Dheeraj
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 433 - 438
[30] Design of 10T SRAM cell with improved read performance and expanded write margin
Sachdeva, Ashish
Tomar, V.K.
IET Circuits, Devices and Systems, 2021, 15 (01): : 42 - 64

← 1 2 3 4 5 →