Leakage Characterization of 10T SRAM Cell

被引:106
|
作者
Islam, A. [1 ]
Hasan, M. [2 ]
机构
[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Jharkhand, India
[2] Aligarh Muslim Univ, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
关键词
Read static noise margin (RSNM); SRAM; standby power; variability; POWER APPLICATIONS; HIGH-SPEED; CMOS; VARIABILITY; DESIGN;
D O I
10.1109/TED.2011.2181387
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a technique for designing a low-power and variability-aware SRAM cell. The cell achieves low power dissipation due to its series-connected tail transistor and read buffers, which offer a stacking effect. This paper studies the impact of process, voltage, and temperature (PVT) variations on most of the design metrics of the SRAM cell and compares the results with standard 6T, 9T, and ST10T (Schmitt trigger based) SRAM cells.
引用
收藏
页码:631 / 638
页数:8
相关论文
共 50 条
  • [1] Design of 10T SRAM with Sleep Transistor for Leakage Power Reduction
    Khandelwal, Saurabh
    Akashe, Shyam
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (01) : 165 - 170
  • [2] A Low-Leakage Variation-Aware 10T SRAM Cell for IoT Applications
    Raikwal, Pushpa
    Shah, Ambika Prasad
    Neema, Vaibhav
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (13)
  • [3] A single-ended low leakage and low voltage 10T SRAM cell with high yield
    Nima Eslami
    Behzad Ebrahimi
    Erfan Shakouri
    Deniz Najafi
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 263 - 274
  • [4] A single-ended low leakage and low voltage 10T SRAM cell with high yield
    Eslami, Nima
    Ebrahimi, Behzad
    Shakouri, Erfan
    Najafi, Deniz
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 105 (02) : 263 - 274
  • [5] A Novel 10T SRAM cell for Low Power Applications
    Bansal, Manav
    Kumar, Ankur
    Singh, Priyanka
    Nagaria, R. K.
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 146 - 149
  • [6] A Novel 10T SRAM Cell for Low Power Circuits
    Upadhyay, Prashant
    Kar, Rajib
    Manda, Durbadal, I
    Ghoshal, Sakti P.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [7] Low Power FinFET Based 10T SRAM Cell
    Kaur, Navneet
    Pahuja, Hitesh
    Gupta, Neha
    Singh, Balwinder
    Panday, Sudhakar
    2016 2ND IEEE INTERNATIONAL INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2016, : 227 - 233
  • [8] Proposal of a New Ultra Low Leakage 10T Sub threshold SRAM Bitcell
    Feki, Anis
    Allard, Bruno
    Turgis, David
    Lafont, Jean-Christophe
    Ciampolini, Lorenzo
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 470 - 474
  • [9] Low leakage 10T SRAM cell with improved data stability in deep sub-micron technologies
    Krishna, R.
    Duraiswamy, Punithavathi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 109 (01) : 153 - 163
  • [10] Low leakage 10T SRAM cell with improved data stability in deep sub-micron technologies
    R. Krishna
    Punithavathi Duraiswamy
    Analog Integrated Circuits and Signal Processing, 2021, 109 : 153 - 163