共 50 条
- [33] A SEMIANALYTIC SLOPE DELAY MODEL FOR CMOS SWITCH-LEVEL TIMING VERIFICATION 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2032 - 2035
- [36] A multidimensional study on the feasibility of parallel switch-level circuit simulation 11TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 1997, : 46 - 54
- [38] A fault model for switch-level simulation of gate-to-drain shorts 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 414 - 421