High-performance montgomery modular multiplier with NTT and negative wrapped convolution

被引:0
|
作者
Ke, Hongfei [1 ]
Li, Hao [1 ]
Zhang, Peiyong [1 ]
机构
[1] Zhejiang Univ, Sch Micronano Elect, Hangzhou 310058, Peoples R China
基金
国家重点研发计划;
关键词
Number theoretic transform; Negative wrapped convolution; Montgomery modular multiplication; Parallel computation; TRANSFORMS;
D O I
10.1016/j.mejo.2023.106085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modular multiplication plays a crucial role in modern cryptography. Montgomery modular multiplication(MMM), one of the most classic and practical modular multiplication algorithms, has been widely used in cryptographic algorithms such as RSA, Diffie-Hellman algorithm, and Elliptic Curve Cryptography. In this paper, we incorporate negative wrapped convolution (NWC) into the FFT-based Montgomery modular multiplication to avoid the issue of zero-padding and use carry-save arithmetics for parallel computation. By utilizing coefficient pairs (pos_part and neg_part), we reconstruct the final result and eliminate the restrictions imposed by nega-cyclic parts. Moreover, Karatsuba-like algorithm is introduced for building fine-grained large integer multipliers. We have modified the parameter specifications for our design to meet requirements from diverse application scenarios. We implement the design on Xilinx Virtex-7 FPGA under different conditions and compare the results with the state-of-the-art MMM designs. The comparisons confirm that our design has the following characteristics: low latency for process, competitive area-latency-product(ALP), efficient DSP usage, and constant delay, which enhances security against timing attacks.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] A Novel Design of High-Performance Hybrid Multiplier
    Bhandari, Jugal Kishore
    Verma, Yogesh Kumar
    Singh, Laxman
    Gupta, Santosh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (15)
  • [22] MULTIPLUS - A MODULAR HIGH-PERFORMANCE MULTIPROCESSOR
    AUDE, JS
    CRUZ, AJO
    PACHECO, AC
    MESLIN, AM
    BRONSTEIN, G
    AZEVEDO, GP
    FIGUEIRA, NR
    AZEVEDO, RP
    OLIVEIRA, SC
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 45 - 52
  • [23] HIGH-PERFORMANCE MONOLITHIC MULTIPLIER USING ACTIVE FEEDBACK
    GILBERT, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (06) : 364 - 373
  • [24] High-performance digit-serial complex multiplier
    Chang, YN
    Parhi, KK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 570 - 572
  • [25] HIGH-PERFORMANCE MODULAR SPECTROPHOTOMETRIC FLOW CELL
    DEANDRADE, JC
    COLLINS, KE
    FERREIRA, M
    ANALYST, 1991, 116 (09) : 905 - 907
  • [26] A MODULAR FAMILY OF HIGH-PERFORMANCE SIGNAL GENERATORS
    MCNAMEE, MD
    PLATT, DL
    HEWLETT-PACKARD JOURNAL, 1989, 40 (05): : 14 - 20
  • [27] CBlockSim: A Modular High-Performance Blockchain Simulator
    Ma, Xuyang
    Wu, Han
    Xu, Du
    Wolter, Katinka
    2022 IEEE INTERNATIONAL CONFERENCE ON BLOCKCHAIN AND CRYPTOCURRENCY (IEEE ICBC 2022), 2022,
  • [28] Modular High-Performance Computing Using Chiplets
    Vinnakota, Bapi
    Shalf, John M.
    COMPUTING IN SCIENCE & ENGINEERING, 2023, 25 (06) : 39 - 48
  • [29] High-Performance Modular Multiplication on the Cell Processor
    Bos, Joppe W.
    ARITHMETIC OF FINITE FIELDS, PROCEEDINGS, 2010, 6087 : 7 - 24
  • [30] Modular Primitives for High-Performance Differentiable Rendering
    Laine, Samuli
    Hellsten, Janne
    Karras, Tero
    Seol, Yeongho
    Lehtinen, Jaakko
    Aila, Timo
    ACM TRANSACTIONS ON GRAPHICS, 2020, 39 (06): : 1 - 14