High-performance montgomery modular multiplier with NTT and negative wrapped convolution

被引:0
|
作者
Ke, Hongfei [1 ]
Li, Hao [1 ]
Zhang, Peiyong [1 ]
机构
[1] Zhejiang Univ, Sch Micronano Elect, Hangzhou 310058, Peoples R China
基金
国家重点研发计划;
关键词
Number theoretic transform; Negative wrapped convolution; Montgomery modular multiplication; Parallel computation; TRANSFORMS;
D O I
10.1016/j.mejo.2023.106085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modular multiplication plays a crucial role in modern cryptography. Montgomery modular multiplication(MMM), one of the most classic and practical modular multiplication algorithms, has been widely used in cryptographic algorithms such as RSA, Diffie-Hellman algorithm, and Elliptic Curve Cryptography. In this paper, we incorporate negative wrapped convolution (NWC) into the FFT-based Montgomery modular multiplication to avoid the issue of zero-padding and use carry-save arithmetics for parallel computation. By utilizing coefficient pairs (pos_part and neg_part), we reconstruct the final result and eliminate the restrictions imposed by nega-cyclic parts. Moreover, Karatsuba-like algorithm is introduced for building fine-grained large integer multipliers. We have modified the parameter specifications for our design to meet requirements from diverse application scenarios. We implement the design on Xilinx Virtex-7 FPGA under different conditions and compare the results with the state-of-the-art MMM designs. The comparisons confirm that our design has the following characteristics: low latency for process, competitive area-latency-product(ALP), efficient DSP usage, and constant delay, which enhances security against timing attacks.
引用
收藏
页数:11
相关论文
共 50 条
  • [31] HIGH-PERFORMANCE SPU FOR A MODULAR WORKSTATION FAMILY
    RUBINSTEIN, JJ
    HEWLETT-PACKARD JOURNAL, 1986, 37 (09): : 12 - 16
  • [32] A NEW MODULAR HIGH-PERFORMANCE LIQUID CHROMATOGRAPH
    WIEDERODER, H
    HEWLETT-PACKARD JOURNAL, 1990, 41 (02): : 6 - &
  • [33] Implementation of A High Speed Multiplier for High-Performance and Low Power Applications
    Kumar, G. Ganesh
    Sahoo, Subhendu K.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [34] HIGH-PERFORMANCE ANALOGUE MULTIPLIER BASED ON CHARACTERISTICS OF BIPOLAR TRANSISTORS
    FAULKNER, EA
    GRIMBLEB.JB
    ELECTRONICS LETTERS, 1970, 6 (12) : 379 - &
  • [35] A study of high-performance reconfigurable constant coefficient multiplier implementations
    James-Roxby, P
    Blodget, BJ
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 150 - 161
  • [36] High-performance left-to-right array multiplier design
    Huang, ZJ
    Ercegovac, MD
    16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 4 - 11
  • [37] Design optimization of a high-speed, area-efficient and low-power Montgomery modular multiplier for RSA algorithm
    Masui, S
    Mukaida, K
    Takenaka, M
    Torii, N
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 576 - 581
  • [38] PanNDE: A modular architecture for high-performance NDE simulation
    Schneck, William C., III
    Frankforter, Erik L.
    Gregory, Elizabeth D.
    SOFTWAREX, 2021, 15
  • [39] HIGH-PERFORMANCE CAPILLARY ELECTROPHORESIS USING A MODULAR SYSTEM
    TEHRANI, J
    DAY, L
    AMERICAN BIOTECHNOLOGY LABORATORY, 1989, 7 (10): : 32 - 40
  • [40] A Scalable and Modular Architecture for High-Performance Packet Classification
    Ganegedara, Thilan
    Jiang, Weirong
    Prasanna, Viktor K.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (05) : 1135 - 1144