Modular High-Performance Computing Using Chiplets

被引:0
|
作者
Vinnakota, Bapi [1 ]
Shalf, John M. [1 ]
机构
[1] Lawrence Berkeley Natl Lab, Berkeley, CA 94720 USA
关键词
Costs; Program processors; High performance computing; Computer architecture; Hardware; Supercomputers; Product development;
D O I
10.1109/MCSE.2023.3341749
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The performance growth rate of high-performance computing (HPC) systems has fallen from 1000x to just 10x every eleven years. The HPC world, like large cloud service provider data centers, has turned to heterogeneous acceleration to deliver continued performance growth through specialization. Chiplets offer a new, compelling approach to scaling performance through adding workload-specific processors and massive bandwidth to memory into computing systems. If design and manufacturing challenges are resolved, chiplets can offer a cost-effective path for combining die from multiple function-optimized process nodes, and even from multiple vendors, into a single application-specific integrated circuit (ASIC). This article explores opportunities for building and improving the performance of bespoke HPC architectures using open-modular "chiplet" building blocks. The hypothesis developed is to use chiplets to extend the functional and physical modularity of modern HPC systems to within the semiconductor package. This planning can reduce the complexity and cost of assembling chiplets into an ASIC product and make it easier to build multiple product variants.
引用
收藏
页码:39 / 48
页数:10
相关论文
共 50 条
  • [1] Toward a modular precision ecosystem for high-performance computing
    Anzt, Hartwig
    Flegar, Goran
    Gruetzmacher, Thomas
    Quintana-Orti, Enrique S.
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2019, 33 (06): : 1069 - 1078
  • [2] Modular Acceleration: Tricky Cases of Functional High-Performance Computing
    Henriksen, Troels
    Elsman, Martin
    Oancea, Cosmin
    FHPC'18: PROCEEDINGS OF THE 7TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON FUNCTIONAL HIGH-PERFORMANCE COMPUTING, 2018, : 10 - 21
  • [3] High-performance computing using accelerators
    Feng, Wu-Chun
    Manocha, Dinesh
    PARALLEL COMPUTING, 2007, 33 (10-11) : 645 - 647
  • [4] High-performance computing using a reconfigurable accelerator
    Hartenstein, RW
    Becker, J
    Kress, R
    Reinig, H
    CONCURRENCY-PRACTICE AND EXPERIENCE, 1996, 8 (06): : 429 - 443
  • [5] Using Jini for high-performance network computing
    Mahmoud, QH
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING - PARELEC 2000, PROCEEDINGS, 2000, : 244 - 247
  • [6] High-Performance Computing
    Bungartz, Hans-Joachim
    IT-INFORMATION TECHNOLOGY, 2013, 55 (03): : 83 - 85
  • [8] High-performance computing
    Holland, CJ
    Peterkin, RE
    COMPUTING IN SCIENCE & ENGINEERING, 2004, 6 (06) : 8 - 11
  • [9] HIGH-PERFORMANCE COMPUTING
    KOCHER, B
    COMMUNICATIONS OF THE ACM, 1990, 33 (01) : 3 - 3
  • [10] HIGH-PERFORMANCE COMPUTING
    不详
    I-S ANALYZER, 1991, 29 (05): : 1 - 12