Spike sorting algorithms and their efficient hardware implementation: a comprehensive survey

被引:12
|
作者
Zhang, Tim [1 ]
Azghadi, Mostafa Rahimi [2 ]
Lammie, Corey [2 ]
Amirsoleimani, Amirali [3 ]
Genov, Roman [4 ]
机构
[1] McGill Univ, Dept Bioengn, Montreal, PQ H3A 0E9, Canada
[2] James Cook Univ, Coll Sci & Engn, Townsville, Qld 4811, Australia
[3] York Univ, Dept Elect Engn & Comp Sci, Toronto, ON M3J 1P3, Canada
[4] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S, Canada
关键词
spike sorting; hardware; machine learning; neuromorphic engineering; ACTION-POTENTIAL DETECTION; NONLINEAR ENERGY OPERATOR; LARGE-SCALE; SUBTHALAMIC NUCLEUS; WAVE-FORMS; RECORDINGS; CLASSIFICATION; IDENTIFICATION; NEURONS; ELECTROPHYSIOLOGY;
D O I
10.1088/1741-2552/acc7cc
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Objective. Spike sorting is a set of techniques used to analyze extracellular neural recordings, attributing individual spikes to individual neurons. This field has gained significant interest in neuroscience due to advances in implantable microelectrode arrays, capable of recording thousands of neurons simultaneously. High-density electrodes, combined with efficient and accurate spike sorting systems, are essential for various applications, including brain machine interfaces (BMIs), experimental neural prosthetics, real-time neurological disorder monitoring, and neuroscience research. However, given the resource constraints of modern applications, relying solely on algorithmic innovation is not enough. Instead, a co-optimization approach that combines hardware and spike sorting algorithms must be taken to develop neural recording systems suitable for resource-constrained environments, such as wearable devices and BMIs. This co-design requires careful consideration when selecting appropriate spike-sorting algorithms that match specific hardware and use cases. Approach. We investigated the recent literature on spike sorting, both in terms of hardware advancements and algorithms innovations. Moreover, we dedicated special attention to identifying suitable algorithm-hardware combinations, and their respective real-world applicabilities. Main results. In this review, we first examined the current progress in algorithms, and described the recent departure from the conventional '3-step' algorithms in favor of more advanced template matching or machine-learning-based techniques. Next, we explored innovative hardware options, including application-specific integrated circuits, field-programmable gate arrays, and in-memory computing devices (IMCs). Additionally, the challenges and future opportunities for spike sorting are discussed. Significance. This comprehensive review systematically summarizes the latest spike sorting techniques and demonstrates how they enable researchers to overcome traditional obstacles and unlock novel applications. Our goal is for this work to serve as a roadmap for future researchers seeking to identify the most appropriate spike sorting implementations for various experimental settings. By doing so, we aim to facilitate the advancement of this exciting field and promote the development of innovative solutions that drive progress in neural engineering research.
引用
收藏
页数:28
相关论文
共 50 条
  • [11] Hardware implementation of SLAM algorithms: a survey on implementation approaches and platforms
    Reza Eyvazpour
    Maryam Shoaran
    Ghader Karimian
    Artificial Intelligence Review, 2023, 56 : 6187 - 6239
  • [12] Event-driven processing for hardware-efficient neural spike sorting
    Liu, Yan
    Pereira, Joao L.
    Constandinou, Timothy G.
    JOURNAL OF NEURAL ENGINEERING, 2018, 15 (01)
  • [13] VLSI implementation of O(n*n) sorting algorithms and their hardware comparison
    Kotiyal, S
    Thapliyal, H
    Srinivas, MB
    Arabnia, HR
    CSC '05: Proceedings of the 2005 International Conference on Scientific Computing, 2005, : 74 - 77
  • [14] Efficient Hardware Implementation of Snapshotting Algorithms for NoC Applications
    Zene, Andrei
    Chirap, Claudiu-Teodor
    Cret, Octavian
    Vacariu, Lucia
    ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2015, 18 (01): : 79 - 92
  • [15] Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks
    Nallathambi, Abinand
    Sen, Sanchari
    Raghunathan, Anand
    Chandrachoodan, Nitin
    FRONTIERS IN NEUROSCIENCE, 2021, 15
  • [16] A Novel and Simple Spike Sorting Implementation
    Petrantonakis, Panagiotis C.
    Poirazi, Panayiota
    IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2017, 25 (04) : 323 - 333
  • [17] Efficient Modular Squaring Algorithms for Hardware Implementation in GF(p)
    Tawalbeh, Lo'ai
    Swedan, Saed
    Gutub, Adnan
    INFORMATION SECURITY JOURNAL, 2009, 18 (03): : 131 - 138
  • [18] Modification of SOVA-based Algorithms for Efficient Hardware Implementation
    Ang, Lay-Hong
    Lim, Wee-Guan
    Kamuf, Matthias
    2010 IEEE 71ST VEHICULAR TECHNOLOGY CONFERENCE, 2010,
  • [19] An efficient problem-independent hardware implementation of genetic algorithms
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    NEUROCOMPUTING, 2007, 71 (1-3) : 88 - 94
  • [20] Energy Efficient Implementation of Machine Learning Algorithms on Hardware Platforms
    Osta, Mario
    Alameh, Mohamad
    Younes, Hamoud
    Ibrahim, Ali
    Valle, Maurizio
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 21 - 24