Spike sorting algorithms and their efficient hardware implementation: a comprehensive survey

被引:12
|
作者
Zhang, Tim [1 ]
Azghadi, Mostafa Rahimi [2 ]
Lammie, Corey [2 ]
Amirsoleimani, Amirali [3 ]
Genov, Roman [4 ]
机构
[1] McGill Univ, Dept Bioengn, Montreal, PQ H3A 0E9, Canada
[2] James Cook Univ, Coll Sci & Engn, Townsville, Qld 4811, Australia
[3] York Univ, Dept Elect Engn & Comp Sci, Toronto, ON M3J 1P3, Canada
[4] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S, Canada
关键词
spike sorting; hardware; machine learning; neuromorphic engineering; ACTION-POTENTIAL DETECTION; NONLINEAR ENERGY OPERATOR; LARGE-SCALE; SUBTHALAMIC NUCLEUS; WAVE-FORMS; RECORDINGS; CLASSIFICATION; IDENTIFICATION; NEURONS; ELECTROPHYSIOLOGY;
D O I
10.1088/1741-2552/acc7cc
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Objective. Spike sorting is a set of techniques used to analyze extracellular neural recordings, attributing individual spikes to individual neurons. This field has gained significant interest in neuroscience due to advances in implantable microelectrode arrays, capable of recording thousands of neurons simultaneously. High-density electrodes, combined with efficient and accurate spike sorting systems, are essential for various applications, including brain machine interfaces (BMIs), experimental neural prosthetics, real-time neurological disorder monitoring, and neuroscience research. However, given the resource constraints of modern applications, relying solely on algorithmic innovation is not enough. Instead, a co-optimization approach that combines hardware and spike sorting algorithms must be taken to develop neural recording systems suitable for resource-constrained environments, such as wearable devices and BMIs. This co-design requires careful consideration when selecting appropriate spike-sorting algorithms that match specific hardware and use cases. Approach. We investigated the recent literature on spike sorting, both in terms of hardware advancements and algorithms innovations. Moreover, we dedicated special attention to identifying suitable algorithm-hardware combinations, and their respective real-world applicabilities. Main results. In this review, we first examined the current progress in algorithms, and described the recent departure from the conventional '3-step' algorithms in favor of more advanced template matching or machine-learning-based techniques. Next, we explored innovative hardware options, including application-specific integrated circuits, field-programmable gate arrays, and in-memory computing devices (IMCs). Additionally, the challenges and future opportunities for spike sorting are discussed. Significance. This comprehensive review systematically summarizes the latest spike sorting techniques and demonstrates how they enable researchers to overcome traditional obstacles and unlock novel applications. Our goal is for this work to serve as a roadmap for future researchers seeking to identify the most appropriate spike sorting implementations for various experimental settings. By doing so, we aim to facilitate the advancement of this exciting field and promote the development of innovative solutions that drive progress in neural engineering research.
引用
收藏
页数:28
相关论文
共 50 条
  • [31] Hardware Implementation of Recursive Algorithms
    Mihhailov, Dmitri
    Sklyarov, Valery
    Skliarova, Iouliia
    Sudnitson, Alexander
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 225 - 228
  • [32] An Efficient Hardware Implementation of Vector-based Odd-Even Merge Sorting
    Korat, Uday A.
    Yadav, Pratik
    Shah, Harshil
    2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), 2017, : 654 - 657
  • [33] Efficient PDM Sorting Algorithms
    Kundeti, Vamsi
    Rajasekaran, Sanguthevar
    High Performance Computing - HiPC 2008, Proceedings, 2008, 5374 : 97 - 107
  • [34] A Model of Spike Neuron Oriented to Hardware Implementation
    Gavrilov, Andrey V.
    Kangler, Valeriy M.
    Katomin, Mikhail
    Panchenko, Konstantin
    2016 11TH INTERNATIONAL FORUM ON STRATEGIC TECHNOLOGY (IFOST), PTS 1 AND 2, 2016,
  • [35] Efficient hybrid neural network for spike sorting
    Li, Hongge
    Yu, Pan
    Xia, Tongsheng
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2013, 24 (01) : 157 - 164
  • [36] Efficient hybrid neural network for spike sorting
    Hongge Li
    Pan Yu
    Tongsheng Xia
    Journal of Systems Engineering and Electronics, 2013, 24 (01) : 157 - 164
  • [37] A Survey on Hardware Implementation of Cryptographic Algorithms Using Field Programmable Gate Array
    Kumar, Keshav
    Ramkumar, K. R.
    Kaur, Amanpreet
    Choudhary, Somanshu
    2020 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2020), 2020, : 189 - 194
  • [38] Hierarchical Adaptive Means (HAM) clustering for hardware-efficient, unsupervised and real-time spike sorting
    Paraskevopoulou, Sivylla E.
    Wu, Di
    Eftekhar, Amir
    Constandinou, Timothy G.
    JOURNAL OF NEUROSCIENCE METHODS, 2014, 235 : 145 - 156
  • [39] An efficient Hardware implementation of TimSort and MergeSort algorithms using High Level Synthesis
    Ben Jmaa, Yomna
    Ali, Karim M. A.
    Duvivier, David
    Ben Jemaa, Maher
    Ben Atitallah, Rabie
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 580 - 587
  • [40] An Energy Efficient Programmable Hardware Implementation of the Secure Hash 384 and 512 Algorithms
    Zaidi, Syed Mohsin Reza
    Hasan, M.
    IETE JOURNAL OF RESEARCH, 2007, 53 (05) : 451 - 457