共 50 条
- [32] AES-128 cipher.: High speed, low cost FPGA implementation 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 195 - +
- [33] High performance AES-128/192/256 crypto-processor for smart card 8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL VIII, PROCEEDINGS: CONTROL, COMMUNICATION AND NETWORK SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 434 - 439
- [34] Key Recovery Attacks of Practical Complexity on AES-256 Variants with up to 10 Rounds ADVANCES IN CRYPTOLOGY - EUROCRYPT 2010, 2010, 6110 : 299 - +
- [35] Related-key impossible differential attacks on reduced-round AES-256 Ruan Jian Xue Bao, 2007, 11 (2893-2901):
- [36] A Novel AES-256 Implementation on FPGA using Co-processor based Architecture PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 632 - 638
- [37] Software Implementation of AES-128: Side Channel Attacks Based on Power Traces Decomposition 2022 INTERNATIONAL CONFERENCE ON CYBER WARFARE AND SECURITY (ICCWS), 2022, : 14 - 21
- [39] Security Evaluation of Different AES Implementations Against Practical Setup Time Violation Attacks in FPGAs 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2009, : 15 - 21
- [40] Performance Comparison Between AES256-Blowfish and Blowfish-AES256 Combinations 2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, COMPUTER, AND ELECTRICAL ENGINEERING (ICITACEE), 2018, : 137 - 141