A Security Comparison between AES-128 and AES-256 FPGA implementations against DPA attacks

被引:0
|
作者
Zuniga Gonzalez, Virginia [1 ]
Tena-Sanchez, Erica [1 ,2 ]
Acosta, Antonio J. [1 ,3 ]
机构
[1] Univ Seville, CSIC, Inst Microelect Sevilla, Seville, Spain
[2] Univ Seville, Escuela Politecn Super, Dept Elect Technol, Seville, Spain
[3] Univ Seville, Fac Phys, Dept Elect & Electromagnetism, Seville, Spain
基金
欧盟地平线“2020”;
关键词
Security comparison; AES cipher; Differential Power Analysis attack; MTD; FPGA;
D O I
10.1109/DCIS58620.2023.10336003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the AES is the standard symmetric cipher selected by NIST, is the best-known and the most widely used block cipher. Consequently, security threats are constantly rising and increasingly powerful. With the addition of the upcoming scenario of quantum computing, these threats have become a front-line concern in the crypto-community. Although is claimed that using larger key sizes in symmetric key algorithms for implementing quantum-resistant implementations is enough to counteract brute force attacks, this paper shows that both AES128 and AES-256 are vulnerable to Power Analysis attacks. This paper presents a security comparison against Differential Power Analysis (DPA) attacks over both AES 128-256. Through experimental attacks in FPGA AES implementations, results show that although AES-256 reaches a greater level of security than AES128, is still vulnerable to this kind of attack. Specifically, we have obtained 75% of the bytes needed to find the original key for AES-128 while only 28.125% for AES-256 by performing the same attack.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Strengthening hardware AES implementations against fault attacks
    Joye, M.
    Manet, P.
    Rigaud, J. -B.
    IET INFORMATION SECURITY, 2007, 1 (03) : 106 - 110
  • [32] AES-128 cipher.: High speed, low cost FPGA implementation
    Liberatori, Monica
    Otero, Fernando
    Bonadero, J. C.
    Castineira, Jorge
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 195 - +
  • [33] High performance AES-128/192/256 crypto-processor for smart card
    Lee, YK
    Park, Y
    8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL VIII, PROCEEDINGS: CONTROL, COMMUNICATION AND NETWORK SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 434 - 439
  • [34] Key Recovery Attacks of Practical Complexity on AES-256 Variants with up to 10 Rounds
    Biryukov, Alex
    Dunkelman, Orr
    Keller, Nathan
    Khovratovich, Dmitry
    Shamir, Adi
    ADVANCES IN CRYPTOLOGY - EUROCRYPT 2010, 2010, 6110 : 299 - +
  • [35] Related-key impossible differential attacks on reduced-round AES-256
    State Key Laboratory of Information Security, Graduate University, Chinese Acad. of Sci., Beijing 100049, China
    不详
    Ruan Jian Xue Bao, 2007, 11 (2893-2901):
  • [36] A Novel AES-256 Implementation on FPGA using Co-processor based Architecture
    Sau, Suman
    Paul, Rourab
    Biswas, Tanmay
    Chakrabarti, Amlan
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 632 - 638
  • [37] Software Implementation of AES-128: Side Channel Attacks Based on Power Traces Decomposition
    Hu, Fanliang
    Ni, Feng
    2022 INTERNATIONAL CONFERENCE ON CYBER WARFARE AND SECURITY (ICCWS), 2022, : 14 - 21
  • [38] 基于FPGA的AES-128加密芯片的设计与实现
    王春蕾
    苏保照
    青岛职业技术学院学报, 2009, 22 (03) : 71 - 73+78
  • [39] Security Evaluation of Different AES Implementations Against Practical Setup Time Violation Attacks in FPGAs
    Bhasin, Shivam
    Selmane, Nidhal
    Guilley, Sylvain
    Danger, Jean-Luc
    2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2009, : 15 - 21
  • [40] Performance Comparison Between AES256-Blowfish and Blowfish-AES256 Combinations
    Muin, Muhammad Abdul
    Setyanto, Arief
    Sudarmawan
    Santoso, Kartika Imam
    2018 5TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, COMPUTER, AND ELECTRICAL ENGINEERING (ICITACEE), 2018, : 137 - 141