SurgeNAS: A Comprehensive Surgery on Hardware-Aware Differentiable Neural Architecture Search

被引:8
|
作者
Luo, Xiangzhong [1 ]
Liu, Di [2 ]
Kong, Hao [1 ]
Huai, Shuo [1 ]
Chen, Hui [1 ]
Liu, Weichen [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore
[2] Nanyang Technol Univ, HP NTU Digital Mfg Corp Lab, Singapore 639798, Singapore
关键词
Hardware; Task analysis; Optimization; Memory management; Estimation; Graph neural networks; Computers; Hardware-aware differentiable neural architecture search; graph neural networks; hardware performance prediction;
D O I
10.1109/TC.2022.3188175
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Differentiable neural architecture search (NAS) is an emerging paradigm to automate the design of top-performing convolutional neural networks (CNNs). Nonetheless, existing differentiable NAS methods suffer from several crucial weaknesses, such as inaccurate gradient estimation, high memory consumption, search fairness, etc. In this work, we introduce a novel hardware-aware differentiable NAS framework, namely SurgeNAS, in which we leverage the one-level optimization to avoid inaccuracy in gradient estimation. To this end, we propose an effective identity mapping regularization to alleviate the over-selecting issue. Besides, to mitigate the memory bottleneck, we propose an ordered differentiable sampling approach, which significantly reduces the search memory consumption to the single-path level, thereby allowing to directly search on target tasks instead of small proxy tasks. Meanwhile, it guarantees the strict search fairness. Moreover, we introduce a graph neural networks (GNNs) based predictor to approximate the on-device latency, which is further integrated into SurgeNAS to enable the latency-aware architecture search. Finally, we analyze the resource underutilization issue, in which we propose to scale up the searched SurgeNets within Comfort Zone to balance the computation and memory access, which brings considerable accuracy improvement without deteriorating the execution efficiency. Extensive experiments are conducted on ImageNet with diverse hardware platforms, which clearly show the effectiveness of SurgeNAS in terms of accuracy, latency, and search efficiency.
引用
收藏
页码:1081 / 1094
页数:14
相关论文
共 50 条
  • [21] Efficient Hardware-Aware Neural Architecture Search for Image Super-Resolution on Mobile Devices
    Zhang, Xindong
    Zeng, Hui
    Zhang, Lei
    COMPUTER VISION - ACCV 2022, PT III, 2023, 13843 : 409 - 426
  • [22] ESC-NAS: Environment Sound Classification Using Hardware-Aware Neural Architecture Search for the Edge
    Ranmal, Dakshina
    Ranasinghe, Piumini
    Paranayapa, Thivindu
    Meedeniya, Dulani
    Perera, Charith
    SENSORS, 2024, 24 (12)
  • [23] Harmonic-NAS: Hardware-Aware Multimodal Neural Architecture Search on Resource-constrained Devices
    Ghebriout, Mohamed Imed Eddine
    Bouzidi, Halima
    Niar, Smail
    Ouarnoughi, Hamza
    ASIAN CONFERENCE ON MACHINE LEARNING, VOL 222, 2023, 222
  • [24] THNAS-GA: A Genetic Algorithm for Training-free Hardware-aware Neural Architecture Search
    Hai Tran Thanh
    Long Doan
    Ngoc Hoang Luong
    Huynh Thi Thanh Binh
    PROCEEDINGS OF THE 2024 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, GECCO 2024, 2024, : 1128 - 1136
  • [25] Dependency-Aware Differentiable Neural Architecture Search
    Zhang, Buang
    Wu, Xinle
    Miao, Hao
    Guo, Chenjuan
    Yang, Bin
    COMPUTER VISION - ECCV 2024, PT LV, 2025, 15113 : 219 - 236
  • [26] Block-Level Surrogate Models for Inference Time Estimation in Hardware-Aware Neural Architecture Search
    Stolle, Kurt
    Vogel, Sebastian
    van der Sommen, Fons
    Sanberg, Willem
    MACHINE LEARNING AND KNOWLEDGE DISCOVERY IN DATABASES, ECML PKDD 2022, PT V, 2023, 13717 : 463 - 479
  • [27] Hardware-aware Automated Architecture Search for Brain-inspired Hyperdimensional Computing
    Yang, Junhuan
    Yasa, Venkat Kalyan Reddy
    Sheng, Yi
    Reis, Dayane
    Jiao, Xun
    Jiang, Weiwen
    Yang, Lei
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 352 - 357
  • [28] Multi-objective Hardware-aware Neural Architecture Search with Pareto Rank-preserving Surrogate Models
    Benmeziane, Hadjer
    Ouarnoughi, Hamza
    El Maghraoui, Kaoutar
    Niar, Smail
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2023, 20 (02)
  • [29] SARNAS: A HARDWARE-AWARE SAR TARGET DETECTION ALGORITHM VIA MULTI-OBJECTIVE NEURAL ARCHITECTURE SEARCH
    Du, Wentian
    Chen, Jie
    Huang, Zhixiang
    IGARSS 2023 - 2023 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM, 2023, : 5269 - 5272
  • [30] Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search
    Luo, Xiangzhong
    Liu, Di
    Kong, Hao
    Huai, Shuo
    Chen, Hui
    Liu, Weichen
    2022 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2022, : 1 - 2