SurgeNAS: A Comprehensive Surgery on Hardware-Aware Differentiable Neural Architecture Search

被引:8
|
作者
Luo, Xiangzhong [1 ]
Liu, Di [2 ]
Kong, Hao [1 ]
Huai, Shuo [1 ]
Chen, Hui [1 ]
Liu, Weichen [1 ]
机构
[1] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore 639798, Singapore
[2] Nanyang Technol Univ, HP NTU Digital Mfg Corp Lab, Singapore 639798, Singapore
关键词
Hardware; Task analysis; Optimization; Memory management; Estimation; Graph neural networks; Computers; Hardware-aware differentiable neural architecture search; graph neural networks; hardware performance prediction;
D O I
10.1109/TC.2022.3188175
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Differentiable neural architecture search (NAS) is an emerging paradigm to automate the design of top-performing convolutional neural networks (CNNs). Nonetheless, existing differentiable NAS methods suffer from several crucial weaknesses, such as inaccurate gradient estimation, high memory consumption, search fairness, etc. In this work, we introduce a novel hardware-aware differentiable NAS framework, namely SurgeNAS, in which we leverage the one-level optimization to avoid inaccuracy in gradient estimation. To this end, we propose an effective identity mapping regularization to alleviate the over-selecting issue. Besides, to mitigate the memory bottleneck, we propose an ordered differentiable sampling approach, which significantly reduces the search memory consumption to the single-path level, thereby allowing to directly search on target tasks instead of small proxy tasks. Meanwhile, it guarantees the strict search fairness. Moreover, we introduce a graph neural networks (GNNs) based predictor to approximate the on-device latency, which is further integrated into SurgeNAS to enable the latency-aware architecture search. Finally, we analyze the resource underutilization issue, in which we propose to scale up the searched SurgeNets within Comfort Zone to balance the computation and memory access, which brings considerable accuracy improvement without deteriorating the execution efficiency. Extensive experiments are conducted on ImageNet with diverse hardware platforms, which clearly show the effectiveness of SurgeNAS in terms of accuracy, latency, and search efficiency.
引用
收藏
页码:1081 / 1094
页数:14
相关论文
共 50 条
  • [11] HARDWARE-AWARE TRANSFORMABLE ARCHITECTURE SEARCH WITH EFFICIENT SEARCH SPACE
    Jiang, Yuhang
    Wang, Xin
    Zhu, Wenwu
    2020 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2020,
  • [12] HADAS: Hardware-Aware Dynamic Neural Architecture Search for Edge Performance Scaling
    Bouzidi, Halima
    Odema, Mohanad
    Ouarnoughi, Hamza
    Al Faruque, Mohammad Abdullah
    Niar, Smail
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [13] A hardware-aware neural architecture search algorithm targeting low-end microcontrollers
    Garavagno, Andrea Mattia
    Ragusa, Edoardo
    Frisoli, Antonio
    Gastaldo, Paolo
    2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 281 - 284
  • [14] Facilitating hardware-aware neural architecture search with learning-based predictive models
    Wang, Xueying
    Li, Guangli
    Ma, Xiu
    Feng, Xiaobing
    JOURNAL OF SYSTEMS ARCHITECTURE, 2023, 137
  • [15] S3NAS: Fast Hardware-Aware Neural Architecture Search Methodology
    Lee, Jaeseong
    Rhim, Jungsub
    Kang, Duseok
    Ha, Soonhoi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 4826 - 4836
  • [16] Generating Neural Networks for Diverse Networking Classification Tasks via Hardware-Aware Neural Architecture Search
    Xie, Guorui
    Li, Qing
    Shi, Zhenning
    Fang, Hanbin
    Ji, Shengpeng
    Jiang, Yong
    Yuan, Zhenhui
    Ma, Lianbo
    Xu, Mingwei
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (02) : 481 - 494
  • [17] Hardware-aware neural architecture search for stochastic computing-based neural networks on tiny devices
    Song, Yuhong
    Sha, Edwin Hsing-Mean
    Zhuge, Qingfeng
    Xu, Rui
    Xu, Xiaowei
    Li, Bingzhe
    Yang, Lei
    JOURNAL OF SYSTEMS ARCHITECTURE, 2023, 135
  • [18] SARNas: A Hardware-Aware SAR Target Detection Algorithm via Multiobjective Neural Architecture Search
    Du, Wentian
    Chen, Jie
    Zhang, Chaochen
    Zhao, Po
    Wan, Huiyao
    Zhou, Zheng
    Cao, Yice
    Huang, Zhixiang
    Li, Yingsong
    Wu, Bocai
    IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2023, 61
  • [19] Hardware-aware Model Architecture for Ternary Spiking Neural Networks
    Wu, Nai-Chun
    Chen, Tsu-Hsiang
    Huang, Chih-Tsun
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [20] HAO: Hardware-aware Neural Architecture Optimization for Efficient Inference
    Dong, Zhen
    Gao, Yizhao
    Huang, Qijing
    Wawrzynek, John
    So, Hayden K. H.
    Keutzer, Kurt
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 50 - 59