Simulation and Modelling for Network-on-Chip Based MPSoC

被引：0
|
作者：
Haase, Julian [1 ]
Goehringer, Diana [1 ,2 ]
机构：
[1] Tech Univ Dresden, Chair Adapt Dynam Syst, Dresden, Germany
[2] Tech Univ Dresden, Ctr Tactile Internet Human in the Loop CeTI, Dresden, Germany
来源：
APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023 | 2023年 / 14251卷
关键词：
Simulator; Modelling; Network-on-Chip; SystemC TLM; heterogeneous MPSoC;
D O I：
10.1007/978-3-031-42921-7_26
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
As systems that can adapt their architecture and behavior in response to their environment become increasingly valuable in modern applications, research and development in inherently adaptive embedded systems is gaining momentum. Network-on-Chip based multi-processor architectures are promising for the development of adaptive embedded systems. The aim of this PhD work is to create a comprehensive simulation platform that bridges the gap between simulation and the design of such adaptive systems on real hardware. This paper introduces our proposed platform, presents preliminary results, and highlights upcoming steps and planned future work in this research topic.
引用
收藏
页码：366 / 370
页数：5
相关论文
共 50 条
  • [41] An Efficient FPGA-Based Network-on-Chip Simulation Framework Utilizing the Hard Blocks
    B. M. Prabhu Prasad
    Khyamling Parane
    Basavaraj Talawar
    Circuits, Systems, and Signal Processing, 2020, 39 : 5247 - 5271
  • [42] Design and Simulation of Ring Network-on-Chip for Different Configured Nodes
    Jain, Arpit
    Dwivedi, Rakesh Kumar
    Alshazly, Hammam
    Kumar, Adesh
    Bourouis, Sami
    Kaur, Manjit
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 71 (02): : 4085 - 4100
  • [43] FTNoCSim: A new Simulation platform for Evaluating Network-on-Chip Reliability
    Kadri, Nassima
    Yahiaoui, Ala Eddine
    Kandi, Mohamed Mehdi
    Koudil, Mouloud
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 421 - 424
  • [44] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [45] Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator
    Firuzan, Arash
    Modarressi, Mehdi
    Reshadi, Midia
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 129
  • [46] The Chip Is the Network: Toward a Science of Network-on-Chip Design
    Marculescu, Radu
    Bogdan, Paul
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461
  • [47] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [48] Fuzzy Flow Regulation for Network-on-Chip based Chip Multiprocessors Systems
    Yao, Yuan
    Lu, Zhonghai
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 343 - 348
  • [49] On-line reconfigurable XGFT network-on-chip designed for improving the fault-tolerance and manufacturability of the MPSOC chips
    Kariniemi, Heikki
    Nurmi, Jari
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 835 - 840
  • [50] A Hierarchical Butterfly-based Photonic Network-on-Chip
    Wang, Junhui
    Li, Baoliang
    Feng, Quanyou
    Lu, Jia
    Dou, Wenhua
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 1978 - 1981
12345