Simulation and Modelling for Network-on-Chip Based MPSoC

被引：0
|
作者：
Haase, Julian [1 ]
Goehringer, Diana [1 ,2 ]
机构：
[1] Tech Univ Dresden, Chair Adapt Dynam Syst, Dresden, Germany
[2] Tech Univ Dresden, Ctr Tactile Internet Human in the Loop CeTI, Dresden, Germany
来源：
APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023 | 2023年 / 14251卷
关键词：
Simulator; Modelling; Network-on-Chip; SystemC TLM; heterogeneous MPSoC;
D O I：
10.1007/978-3-031-42921-7_26
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
As systems that can adapt their architecture and behavior in response to their environment become increasingly valuable in modern applications, research and development in inherently adaptive embedded systems is gaining momentum. Network-on-Chip based multi-processor architectures are promising for the development of adaptive embedded systems. The aim of this PhD work is to create a comprehensive simulation platform that bridges the gap between simulation and the design of such adaptive systems on real hardware. This paper introduces our proposed platform, presents preliminary results, and highlights upcoming steps and planned future work in this research topic.
引用
收藏
页码：366 / 370
页数：5
相关论文
共 50 条
  • [21] Network-on-Chip and Photonic Network-on-Chip Basic Concepts: A Survey
    Bahareh Asadi
    Syed Maqsood Zia
    Hamza Mohammed Ridha Al-Khafaji
    Asghar Mohamadian
    Journal of Electronic Testing, 2023, 39 : 11 - 25
  • [22] Simulation of synchronous Network-on-chip router for System-on-chip communication
    Ilic, Marko R.
    Petrovic, Vladimir Z.
    Jovanovic, Goran S.
    2012 20TH TELECOMMUNICATIONS FORUM (TELFOR), 2012, : 506 - 509
  • [23] Approximate-Timed Transactional Level Modeling for MPSoC Exploration: a Network-on-Chip Case Study
    Guerre, Alexandre
    Ventroux, Nicolas
    David, Raphael
    Merigot, Alain
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 390 - +
  • [24] An Accurate Power and Temperature Simulation Framework for Network-on-Chip
    Yang, Jianxun
    Cao, Shan
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 166 - 171
  • [25] Network-On-Chip Performance Evaluation by Synchronous Circuit Simulation
    Werner, Leon
    Roob, Julius
    Schneider, Klaus
    PROCEEDINGS OF THE 2023 16TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2023, 2023, : 9 - 14
  • [26] Modeling and Simulation of Network-on-Chip Systems with DEVS and DEUS
    Amoretti, Michele
    SCIENTIFIC WORLD JOURNAL, 2014,
  • [27] Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model
    Onizawa, Naoya
    Funazaki, Tomoyoshi
    Matsumoto, Atsushi
    Hanyu, Takahiro
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 357 - 362
  • [28] Software/Hardware Hybrid Network-on-Chip Simulation on FPGA
    Zhang, Youhui
    Qu, Peng
    Qian, Ziqiang
    Wang, Hongwei
    Zheng, Weimin
    NETWORK AND PARALLEL COMPUTING, NPC 2013, 2013, 8147 : 167 - 178
  • [29] A Topology for Network-on-Chip
    Kalita, Alakesh
    Ray, Kaushik
    Biswas, Abhijit
    Hussain, Md. Anwar
    2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
  • [30] CDMA-BASED network-on-chip architecture
    Kim, DW
    Kim, MH
    Sobelman, GE
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 137 - 140
12345