Simulation and Modelling for Network-on-Chip Based MPSoC

被引：0

作者：

Haase, Julian ^{[1
]}

Goehringer, Diana ^{[1
,2
]}

机构：

[1] Tech Univ Dresden, Chair Adapt Dynam Syst, Dresden, Germany

[2] Tech Univ Dresden, Ctr Tactile Internet Human in the Loop CeTI, Dresden, Germany

来源：

APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023 | 2023年 / 14251卷

关键词：

Simulator; Modelling; Network-on-Chip; SystemC TLM; heterogeneous MPSoC;

D O I：

10.1007/978-3-031-42921-7_26

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

As systems that can adapt their architecture and behavior in response to their environment become increasingly valuable in modern applications, research and development in inherently adaptive embedded systems is gaining momentum. Network-on-Chip based multi-processor architectures are promising for the development of adaptive embedded systems. The aim of this PhD work is to create a comprehensive simulation platform that bridges the gap between simulation and the design of such adaptive systems on real hardware. This paper introduces our proposed platform, presents preliminary results, and highlights upcoming steps and planned future work in this research topic.

引用

页码：366 / 370

页数：5

共 50 条

[31] Component Dependencies Based Network-on-Chip Test
Huang, Letian
Zhao, Tianjin
Wang, Ziren
Zhan, Junkai
Wang, Junshi
Wang, Xiaohang
IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (12) : 2805 - 2816
[32] Sensor network-on-chip
Varatkar, Girish V.
Narayanan, Sriram
Shanbhag, Naresh R.
Jones, Douglas
2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 35 - 38
[33] On network-on-chip comparison
Salminen, Erno
Kulmala, Ari
Hamalainen, Timo D.
DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 503 - 510
[34] The Runahead Network-On-Chip
Li, Zimo
Miguel, Joshua San
Jerger, Natalie Enright
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 333 - 344
[35] Model Based Testing of a Network-on-Chip Component
Tsiopoulos, Leonidas
Satpathy, Manoranjan
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 253 (02) : 101 - 116
[36] Confidentiality and Authenticity in a Platform based on Network-on-Chip
Silva, Marcos Roberto
Zeferino, Cesar Albenes
2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2017, : 225 - 230
[37] Fast and low overhead architectural transaction level modelling for large-scale network-on-chip simulation
Hosseinabady, M.
Nunez-Yanez, J. L.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (06): : 384 - 395
[38] DynMapNoCSIM: A dynamic mapping SIMULATOR for network on chip based MPSoC
Benhaoua, Mohammed Kamel
Singh, Amit Kumar
Benyamina, Abou El Hassan
Boulet, Pierre
Journal of Digital Information Management, 2015, 13 (01): : 45 - 54
[39] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
Thanh Thi Thanh Bui
Phillips, Braden
2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
[40] An Efficient FPGA-Based Network-on-Chip Simulation Framework Utilizing the Hard Blocks
Prabhu Prasad, B. M.
Parane, Khyamling
Talawar, Basavaraj
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (10) : 5247 - 5271

← 1 2 3 4 5 →