An Attachable Fractional Divider Transforming an Integer-N PLL Into a Fractional-N PLL Achieving Only 0.35-psrms-Integrated-Jitter Degradation With SSC Capability

被引:2
|
作者
Motozawa, Atsushi [1 ]
Hiraku, Yasuyuki [1 ]
Hirai, Yoshitaka [1 ]
Hiyama, Naoaki [1 ]
Imanaka, Yusuke [1 ]
Morishita, Fukashi [1 ]
机构
[1] Renesas Elect Corp, IoT & Infrastruct Business Unit, Tokyo 1878588, Japan
来源
关键词
Phase locked loops; Voltage-controlled oscillators; Clocks; Generators; Global navigation satellite system; Pulse generation; Industries; Electromagnetic interference (EMI); fractional divider (FDIV); fractional spur; fractional-N PLL (Frac-N PLL); integer-N PLL (Int-N PLL); phase interpolator (PI); spread-spectrum clocking (SSC);
D O I
10.1109/LSSC.2023.3254521
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Phase-locked loops (PLLs) are utilized in SoCs for the automotive industry. In the industry, the system handles with satellite signals which are weak radio waves coming from space. Therefore, the output frequency of PLLs is carefully designed to avoid electromagnetic interference (EMI). Recently, the global navigation satellite system (GNSS) is becoming more common and available frequency bands for clocks are getting narrow. That leads, in many products, replacement integer-N PLLs (Int-N PLLs) with fractional-N PLLs (Frac-N PLLs) are needed to obtain smaller output frequency steps than reference frequency. The attachable fractional divider proposed in this letter transforms an Int-N PLL into a Frac-N PLL with only 0.35 psrms of integrated RMS jitter degradation.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 50 条
  • [41] A 2.4-GHz Fractional-N PLL Frequency Synthesizer with a Low Power Full-Modulus-Range Programmable Frequency Divider
    Huang, Jhin-Fang
    Yang, Jia-Lun
    INTERNET AND DISTRIBUTED COMPUTING SYSTEMS, IDCS 2013, 2013, 8223 : 183 - 194
  • [42] A 14nm FinFET Sub-Picosecond Jitter Fractional-N Ring PLL for 5G Wireless Communication
    Kim, Seungjin
    Ham, Byungki
    Cho, Mingyu
    Oh, Seunghyun
    Lee, Jongwoo
    Cho, Thomas B.
    PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 40 - 43
  • [43] A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels
    Wu, Wanghua
    Yao, Chih-Wei
    Guo, Chengkai
    Chiang, Pei-Yuan
    Lau, Pak-Kim
    Chen, Lei
    Son, Sang Won
    Cho, Thomas Byunghak
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 444 - +
  • [44] A 2-to-16GHz BiCMOS ΔΣ Fractional-N PLL Synthesizer with Integrated VCOs and Frequency Doubler for Wireless Backhaul Applications
    Copani, Tino
    Asero, Claudio
    Colombo, Matteo
    Aliberti, Paolo
    Martino, Giuseppe
    Clerici, Francesco
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 42 - U739
  • [45] A 50-to-66GHz 65nm CMOS All-Digital Fractional-N PLL with 220fsrms Jitter
    Hussein, Ahmed
    Vasadi, Sriharsha
    Soliman, Mazen
    Paramesh, Jeyanandh
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 326 - 326
  • [46] A 2.9-4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power
    Tasca, Davide
    Zanuso, Marco
    Marzin, Giovanni
    Levantino, Salvatore
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (12) : 2745 - 2758
  • [47] A 3.2-to-3.8 GHz Harmonic-Mixer-Based Dual-Feedback Fractional-N PLL Achieving-65 dBc In-Band Fractional Spur
    Osada, Masaru
    Xu, Zule
    Iizuka, Tetsuya
    IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 (03): : 534 - 537
  • [48] A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider
    Elkholy, Ahmed
    Saxena, Saurabh
    Nandwana, Romesh Kumar
    Elshazly, Amr
    Hanumolu, Pavan Kumar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (08) : 1771 - 1784
  • [49] A 12.8-15.0-GHz Low-Jitter Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancellation
    Kim, Juyeop
    Jo, Yongwoo
    Park, Hangi
    Seong, Taeho
    Lim, Younghyun
    Choi, Jaehyouk
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (02) : 424 - 434
  • [50] A fully-integrated low power direct conversion transmitter with fractional-N PLL using a fast AFC technique for CDMA applications
    Hwang, MW
    Lee, JC
    Beck, S
    Yoo, S
    Lim, K
    Jung, H
    Lee, TH
    Kim, KL
    Cho, GH
    Han, S
    2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Digest of Papers, 2005, : 679 - 682