An Attachable Fractional Divider Transforming an Integer-N PLL Into a Fractional-N PLL Achieving Only 0.35-psrms-Integrated-Jitter Degradation With SSC Capability

被引:2
|
作者
Motozawa, Atsushi [1 ]
Hiraku, Yasuyuki [1 ]
Hirai, Yoshitaka [1 ]
Hiyama, Naoaki [1 ]
Imanaka, Yusuke [1 ]
Morishita, Fukashi [1 ]
机构
[1] Renesas Elect Corp, IoT & Infrastruct Business Unit, Tokyo 1878588, Japan
来源
关键词
Phase locked loops; Voltage-controlled oscillators; Clocks; Generators; Global navigation satellite system; Pulse generation; Industries; Electromagnetic interference (EMI); fractional divider (FDIV); fractional spur; fractional-N PLL (Frac-N PLL); integer-N PLL (Int-N PLL); phase interpolator (PI); spread-spectrum clocking (SSC);
D O I
10.1109/LSSC.2023.3254521
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Phase-locked loops (PLLs) are utilized in SoCs for the automotive industry. In the industry, the system handles with satellite signals which are weak radio waves coming from space. Therefore, the output frequency of PLLs is carefully designed to avoid electromagnetic interference (EMI). Recently, the global navigation satellite system (GNSS) is becoming more common and available frequency bands for clocks are getting narrow. That leads, in many products, replacement integer-N PLLs (Int-N PLLs) with fractional-N PLLs (Frac-N PLLs) are needed to obtain smaller output frequency steps than reference frequency. The attachable fractional divider proposed in this letter transforms an Int-N PLL into a Frac-N PLL with only 0.35 psrms of integrated RMS jitter degradation.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 50 条
  • [21] A CMOS 434/868 MHz FSK/OOK Transmitter with Integrated Fractional-N PLL
    Zhao, Feng
    Gao, Xiaoping
    Zhang, Huajiang
    Hu, Kangmin
    Hong, Zhiliang
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 546 - 549
  • [22] An Analog Enhanced All Digtial RF Fractional-N PLL With Self-Calibrated Capability
    Wang, Ping-Ying
    Zhan, Jing-Hong Conan
    Chang, Hsiang-Hui
    Hsieh, Bing-Yu
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 749 - 752
  • [23] A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation
    Zanuso, Marzo
    Levantino, Salvatore
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (03) : 627 - 638
  • [24] A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC
    Jung, Jaehong
    Jung, Sangdon
    Lee, Kyungmin
    Jung, Junhee
    Kim, Seungjin
    Han, Byungki
    Oh, Seunghyun
    Lee, Jongwoo
    2020 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2020,
  • [25] A 66.7fs-Integrated-Jitter Fractional-N Digital PLL Based on a Resistive-Inverse-Constant-Slope DTC
    Salvi, Pietro
    Dartizio, Simone M.
    Rossoni, Michele
    Tesolin, Francesco
    Castoro, Giacomo
    Lacaita, Andrea L.
    Levantino, Salvatore
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [26] A 2.7-to-4.3GHz, 0.16psrms-Jitter,-246.8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS
    Gao, Xiang
    Burg, Olivier
    Wang, Haisong
    Wu, Wanghua
    Tu, Cao-Thong
    Manetakis, Konstantinos
    Zhang, Fan
    Tee, Luns
    Yayla, Mustafa
    Xiang, Sining
    Tsang, Randy
    Lin, Li
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 174 - U236
  • [27] Flying-Adder Fractional Divider Based Integer-N PLL: 2nd Generation FAPLL as On-Chip Frequency Generator for SoC
    Xiu, Liming
    Lin, Win-Ting
    Lee, Tsung-Ta
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (02) : 441 - 455
  • [28] digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture
    Nonis, Roberto
    Grollitsch, Werner
    Santa, Thomas
    Cherniak, Dmytro
    Da Dalt, Nicola
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) : 3134 - 3145
  • [29] A Low-Jitter Fractional-N LC-PLL With a 1/4 DTC-Range-Reduction Technique
    Jin, Gaofeng
    Feng, Fei
    Chen, Yan
    Liu, Hanli
    Gao, Xiang
    IEEE SOLID-STATE CIRCUITS LETTERS, 2025, 8 : 45 - 48
  • [30] A Low-Jitter Fractional-N Digital PLL Adopting a Reverse-Concavity Variable-Slope DTC
    Rossoni, Michele
    Dartizio, Simone M.
    Tesolin, Francesco
    Castoro, Giacomo
    Dell'Orto, Riccardo
    Lacaita, Andrea L.
    Levantino, Salvatore
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,