An Attachable Fractional Divider Transforming an Integer-N PLL Into a Fractional-N PLL Achieving Only 0.35-psrms-Integrated-Jitter Degradation With SSC Capability

被引:2
|
作者
Motozawa, Atsushi [1 ]
Hiraku, Yasuyuki [1 ]
Hirai, Yoshitaka [1 ]
Hiyama, Naoaki [1 ]
Imanaka, Yusuke [1 ]
Morishita, Fukashi [1 ]
机构
[1] Renesas Elect Corp, IoT & Infrastruct Business Unit, Tokyo 1878588, Japan
来源
关键词
Phase locked loops; Voltage-controlled oscillators; Clocks; Generators; Global navigation satellite system; Pulse generation; Industries; Electromagnetic interference (EMI); fractional divider (FDIV); fractional spur; fractional-N PLL (Frac-N PLL); integer-N PLL (Int-N PLL); phase interpolator (PI); spread-spectrum clocking (SSC);
D O I
10.1109/LSSC.2023.3254521
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Phase-locked loops (PLLs) are utilized in SoCs for the automotive industry. In the industry, the system handles with satellite signals which are weak radio waves coming from space. Therefore, the output frequency of PLLs is carefully designed to avoid electromagnetic interference (EMI). Recently, the global navigation satellite system (GNSS) is becoming more common and available frequency bands for clocks are getting narrow. That leads, in many products, replacement integer-N PLLs (Int-N PLLs) with fractional-N PLLs (Frac-N PLLs) are needed to obtain smaller output frequency steps than reference frequency. The attachable fractional divider proposed in this letter transforms an Int-N PLL into a Frac-N PLL with only 0.35 psrms of integrated RMS jitter degradation.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 50 条
  • [31] Integrated Multi-band Fractional-N PLL for FMCW Radar Systems at 2.4 and 5.8GHz
    Joram, Niko
    Lindner, Bastian
    Wagner, Jens
    Ellinger, Frank
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [32] An FMCW Fractional-N PLL-based Synthesizer for Integrated 79GHz Automotive Radar Sensors
    Milosavljevic, Ivan
    Glavonjic, Dorde
    Krcum, Dusan
    Tasovac, Darko
    Saranovac, Lazar
    Milovanovic, Vladimir
    17TH IEEE INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES - IEEE EUROCON 2017 CONFERENCE PROCEEDINGS, 2017, : 265 - 270
  • [33] A 0.4-1.7GHz Wide Range Fractional-N PLL Using a Transition-Detection DAC for Jitter Reduction
    Yun, Jaekwang
    Lee, Sangyoon
    Jeong, Yong-Un
    Jeong, Shin-Hyun
    Kim, Suhwan
    2020 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2020,
  • [34] A fast and efficient constant loop bandwidth with proposed PFD and pulse swallow divider circuit in ΔΣ fractional-N PLL frequency synthesizer
    Hati, Manas Kumar
    Bhattacharyya, Tarun Kanti
    MICROELECTRONICS JOURNAL, 2017, 61 : 21 - 34
  • [35] A single SiGe chip fractional-N 275 MHz ... 20 GHz PLL with integrated 20 GHz VCO
    Follmann, R.
    Koether, D.
    Kohl, T.
    Engels, M.
    Podrebersek, T.
    Heyer, V.
    Schmalz, K.
    Herzel, F.
    Winkler, W.
    Osmany, S.
    Jagdhold, U.
    2008 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 2008, : 354 - +
  • [36] A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter
    Raczkowski, Kuba
    Markulic, Nereo
    Hershberg, Benjamin
    Craninckx, Jan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (05) : 1203 - 1213
  • [37] A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS with 280 fs RMS jitter
    Raczkowski, Kuba
    Nereo, Markulic Y.
    Hershberg, Benjamin
    Van Driessche, Joris
    Craninckx, Jan
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 89 - 92
  • [38] An Ultra-Low-Jitter Fast-Hopping Fractional-N PLL With LC DTC and Hybrid-Proportional Paths
    Liu, Hongzhuo
    Deng, Wei
    Jia, Haikun
    Wang, Zhihua
    Chi, Baoyong
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (03) : 785 - 798
  • [39] A 4mW Wide Bandwidth Ring-Based Fractional-N DPLL with 1.9psrms Integrated-Jitter
    Elkholy, Ahmed
    Saxena, Saurabh
    Nandwana, Romesh Kumar
    Elshazly, Amr
    Hanumolu, Pavan Kumar
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [40] A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and <-54-dBc Spurs Under 50-mV $_{pp}$ Supply Ripple
    Chen, Yue
    Gong, Jiang
    Staszewski, Robert Bogdan
    Babaie, Masoud
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (06) : 1749 - 1764