Solving Queries for Boolean Fault Tree Logic via Quantified SAT

被引:1
|
作者
Saaltink, Caz [1 ]
Nicoletti, Stefano M. [1 ]
Volk, Matthias [1 ]
Hahn, Ernst Moritz [1 ]
Stoelinga, Marielle [1 ,2 ]
机构
[1] Univ Twente, Enschede, Netherlands
[2] Radboud Univ Nijmegen, Nijmegen, Netherlands
来源
PROCEEDINGS OF THE 9TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS, FTSCS 2023 | 2023年
关键词
fault trees; QSAT; quantified Boolean formulae; BOUNDED MODEL CHECKING;
D O I
10.1145/3623503.3623535
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Fault trees (FTs) are hierarchical diagrams used to model the propagation of faults in a system. Fault tree analysis (FTA) is a widespread technique that allows to identify the key factors that contribute to system failure. In recent work [26] we introduced BFL, a Boolean Logic for Fault trees. BFL can be used to formally define simple yet expressive properties for FTA, e.g.: 1) we can set evidence to analyse what-if scenarios; 2) check whether two elements are independent or if they share a child that can influence their status; 3) and set upper/lower boundaries for failed elements. Furthermore, we provided algorithms based on binary decision diagrams (BDDs) to check BFL properties on FTs. In this work, we evaluate usability of a different approach by employing quantified Boolean formulae (QBFs) instead of BDDs. We present a translation from BFL to QBF and provide an implementation-making it the first tool for checking BFL properties-that builds on top of the Z3 solver. We further demonstrate its usability on a case study FT and investigate runtime, memory consumption and scalability on a number of benchmark FTs. Lastly, qualitative differences from a BDD-based approach are discussed.
引用
收藏
页码:48 / 59
页数:12
相关论文
共 50 条
  • [41] Model and Program Repair via SAT Solving
    Attie, Paul
    Cherri, Ali
    Al Bab, Kinan Dak
    Sakr, Mohamad
    Saklawi, Jad
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 148 - 157
  • [42] Model and Program Repair via SAT Solving
    Attie, Paul C.
    Al Bab, Kinan Dak
    Sakr, Mouhammad
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (02)
  • [43] Solving quantified modal logic problems by translation to classical logics
    Steen, Alexander
    Sutcliffe, Geoff
    Benzmueller, Christoph
    JOURNAL OF LOGIC AND COMPUTATION, 2025,
  • [44] Provably Optimal Test Cube Generation using Quantified Boolean Formula Solving
    Sauer, Matthias
    Reimer, Sven
    Polian, Ilia
    Schubert, Tobias
    Becker, Bernd
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 533 - 539
  • [45] Employee Scheduling With SAT-Based Pseudo-Boolean Constraint Solving
    Nieuwenhuis, Robert
    Oliveras, Albert
    Rodriguez-Carbonell, Enric
    Rollon, Emma
    IEEE ACCESS, 2021, 9 : 142095 - 142104
  • [46] Fault diagnosis and logic debugging using Boolean satisfiability
    Veneris, A
    4TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2003, : 60 - 65
  • [47] Fault diagnosis and logic debugging using Boolean satisfiability
    Smith, A
    Veneris, A
    Ali, MF
    Viglas, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (10) : 1606 - 1621
  • [48] Tree-Based Logic Encryption for Resisting SAT Attack
    Chen, Yung-Chih
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 42 - 47
  • [49] Reusing Search Tree for Incremental SAT Solving of Temporal Induction
    Yin, Liangze
    He, Fei
    Zhou, Min
    Gu, Ming
    2013 18TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), 2013, : 85 - 92
  • [50] Fault Detection in Timed FSM with Timeouts by SAT-Solving
    Timo, Omer Nguena
    Prestat, Dimitri
    Avellaneda, Florent
    2019 IEEE 19TH INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS 2019), 2019, : 326 - 333