FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge

被引:2
|
作者
Kalantar, Amin [1 ]
Zimmerman, Zachary [2 ]
Brisk, Philip [1 ]
机构
[1] Univ Calif Riverside, 900 Univ Ave, Riverside, CA 92521 USA
[2] Google Inc, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA
基金
美国国家科学基金会;
关键词
Field-programmable gate array (FPGA); time series; Matrix Profile;
D O I
10.1145/3555810
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the proliferation of low-cost sensors and the Internet of Things, the rate of producing data far exceeds the compute and storage capabilities of today's infrastructure. Much of this data takes the form of time series, and in response, there has been increasing interest in the creation of time series archives in the past decade, along with the development and deployment of novel analysis methods to process the data. The general strategy has been to apply a plurality of similarity search mechanisms to various subsets and subsequences of time series data to identify repeated patterns and anomalies; however, the computational demands of these approaches renders them incompatible with today's power-constrained embedded CPUs. To address this challenge, we present FA-LAMP, an FPGA-accelerated implementation of the Learned Approximate Matrix Profile (LAMP) algorithm, which predicts the correlation between streaming data sampled in real-time and a representative time series dataset used for training. FA-LAMP lends itself as a real-time solution for time series analysis problems such as classification. We present the implementation of FA-LAMP on both edge- and cloud-based prototypes. On the edge devices, FA-LAMP integrates accelerated computation as close as possible to IoT sensors, thereby eliminating the need to transmit and store data in the cloud for posterior analysis. On the cloud-based accelerators, FA-LAMP can execute multiple LAMP models on the same board, allowing simultaneous processing of incoming data from multiple data sources across a network. LAMP employs a Convolutional Neural Network (CNN) for prediction. This work investigates the challenges and limitations of deploying CNNs on FPGAs using the Xilinx Deep Learning Processor Unit (DPU) and the Vitis AI development environment. We expose several technical limitations of the DPU, while providing amechanism to overcome them by attaching custom IP block accelerators to the architecture. We evaluate FA-LAMP using a low-cost Xilinx Ultra96-V2 FPGA as well as a cloud-based Xilinx Alveo U280 accelerator card and measure their performance against a prototypical LAMP deployment running on a Raspberry Pi 3, an Edge TPU, a GPU, a desktop CPU, and a server-class CPU. In the edge scenario, the Ultra96-V2 FPGA improved performance and energy consumption compared to the Raspberry Pi; in the cloud scenario, the server CPU and GPU outperformed the Alveo U280 accelerator card, while the desktop CPU achieved comparable performance; however, the Alveo card offered an order of magnitude lower energy consumption compared to the other four platforms. Our implementation is publicly available at https://github.com/aminiok1/lamp-alveo.
引用
收藏
页数:27
相关论文
共 50 条
  • [21] Hw Acceleration for FPGA-based Drive Controllers
    Ben Othman, Slim
    Ben Salem, Ahmed Karim
    Ben Saoud, Slim
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 196 - 201
  • [22] An FPGA-based acceleration method for metabolic simulation
    Osana, Y
    Fukushima, T
    Yoshimi, M
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (08): : 2029 - 2037
  • [23] FPGA-Based Acceleration of THz SAR Imaging
    Batra, Aman
    Kamaleldin, Ahmed
    Zhen, Lee Ye
    Wiemeler, Michael
    Gohringer, Diana
    Kaiser, Thomas
    2021 FOURTH INTERNATIONAL WORKSHOP ON MOBILE TERAHERTZ SYSTEMS (IWMTS), 2021,
  • [24] FPGA-based Acceleration System for Visual Tracking
    Song, Ke
    Yuan, Chun
    Gao, Peng
    Sun, Yunxu
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 993 - 995
  • [25] An FPGA-Based Acceleration Platform for Auction Algorithm
    Zhu, Pengfei
    Zhang, Chun
    Li, Hua
    Cheung, Ray C. C.
    Hu, Bryan
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1002 - 1005
  • [26] FPGA-based acceleration of fingerprint minutiae matching
    Lindoso, Almudena
    Entrena, Litis
    Izquierdo, Juan
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 81 - +
  • [27] FHAST: FPGA-Based Acceleration of BOWTIE in Hardware
    Fernandez, Edward B.
    Villarreal, Jason
    Lonardi, Stefano
    Najjar, Walid A.
    IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2015, 12 (05) : 973 - 981
  • [28] FPGA-based hardware acceleration of electromagnetic wave reverse time migration imaging
    Zhu, Wenzheng
    Kuang, Lei
    SEVENTH ASIA PACIFIC CONFERENCE ON OPTICS MANUFACTURE (APCOM 2021), 2022, 12166
  • [29] A Novel Automate Python']Python Edge-to-Edge: From Automated Generation on Cloud to User Application Deployment on Edge of Deep Neural Networks for Low Power IoT Systems FPGA-Based Acceleration
    Belabed, Tarek
    Ramos Gomes da Silva, Vitor
    Quenon, Alexandre
    Valderamma, Carlos
    Souani, Chokri
    SENSORS, 2021, 21 (18)
  • [30] FPGA-based Encryption System for Cloud Security
    Papadopoulos, Marios
    Kitsos, Paris
    2023 26TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, DSD 2023, 2023, : 714 - 717