FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge

被引:2
|
作者
Kalantar, Amin [1 ]
Zimmerman, Zachary [2 ]
Brisk, Philip [1 ]
机构
[1] Univ Calif Riverside, 900 Univ Ave, Riverside, CA 92521 USA
[2] Google Inc, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA
基金
美国国家科学基金会;
关键词
Field-programmable gate array (FPGA); time series; Matrix Profile;
D O I
10.1145/3555810
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the proliferation of low-cost sensors and the Internet of Things, the rate of producing data far exceeds the compute and storage capabilities of today's infrastructure. Much of this data takes the form of time series, and in response, there has been increasing interest in the creation of time series archives in the past decade, along with the development and deployment of novel analysis methods to process the data. The general strategy has been to apply a plurality of similarity search mechanisms to various subsets and subsequences of time series data to identify repeated patterns and anomalies; however, the computational demands of these approaches renders them incompatible with today's power-constrained embedded CPUs. To address this challenge, we present FA-LAMP, an FPGA-accelerated implementation of the Learned Approximate Matrix Profile (LAMP) algorithm, which predicts the correlation between streaming data sampled in real-time and a representative time series dataset used for training. FA-LAMP lends itself as a real-time solution for time series analysis problems such as classification. We present the implementation of FA-LAMP on both edge- and cloud-based prototypes. On the edge devices, FA-LAMP integrates accelerated computation as close as possible to IoT sensors, thereby eliminating the need to transmit and store data in the cloud for posterior analysis. On the cloud-based accelerators, FA-LAMP can execute multiple LAMP models on the same board, allowing simultaneous processing of incoming data from multiple data sources across a network. LAMP employs a Convolutional Neural Network (CNN) for prediction. This work investigates the challenges and limitations of deploying CNNs on FPGAs using the Xilinx Deep Learning Processor Unit (DPU) and the Vitis AI development environment. We expose several technical limitations of the DPU, while providing amechanism to overcome them by attaching custom IP block accelerators to the architecture. We evaluate FA-LAMP using a low-cost Xilinx Ultra96-V2 FPGA as well as a cloud-based Xilinx Alveo U280 accelerator card and measure their performance against a prototypical LAMP deployment running on a Raspberry Pi 3, an Edge TPU, a GPU, a desktop CPU, and a server-class CPU. In the edge scenario, the Ultra96-V2 FPGA improved performance and energy consumption compared to the Raspberry Pi; in the cloud scenario, the server CPU and GPU outperformed the Alveo U280 accelerator card, while the desktop CPU achieved comparable performance; however, the Alveo card offered an order of magnitude lower energy consumption compared to the other four platforms. Our implementation is publicly available at https://github.com/aminiok1/lamp-alveo.
引用
收藏
页数:27
相关论文
共 50 条
  • [31] FPGA-based Edge Inferencing for Fall Detection
    Bharathkumar, Kishore
    Paolini, Christopher
    Sarkar, Mahasweta
    2020 IEEE GLOBAL HUMANITARIAN TECHNOLOGY CONFERENCE (GHTC), 2020,
  • [32] FPGA-based real-time cloud detection camera for small satellites
    Chi, Gaojun
    Wang, Jiejun
    Shi, Jingjing
    Sun, Bin
    Wang, Xiangjing
    Hu, Yadong
    AOPC 2021: OPTICAL SENSING AND IMAGING TECHNOLOGY, 2021, 12065
  • [33] Pipeline FPGA-Based Implementations of ANNs for the Prediction of up to 600-Steps-Ahead of Chaotic Time Series
    Pano-Azucena, Ana Dalia
    Tlelo-Cuautle, Esteban
    Ovilla-Martinez, Brisbane
    de la Fraga, Luis Gerardo
    Li, Rui
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (09)
  • [34] FPGA-based cloud detection for real-time onboard remote sensing
    Williams, JA
    Dawood, AS
    Visser, SJ
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 110 - 116
  • [35] FPGA-Based Sobel Edge Detector Implementation for Real-Time Applications
    El Hajjouji, Ismail
    El Mourabit, Aimad
    Ezzine, Abdelhak
    Asrih, Zakaria
    Mars, Salah
    PROCEEDINGS OF THE MEDITERRANEAN CONFERENCE ON INFORMATION & COMMUNICATION TECHNOLOGIES 2015 (MEDCT 2015), VOL 2, 2016, 381 : 681 - 686
  • [36] FPGA-Based Acceleration for Bayesian Convolutional Neural Networks
    Fan, Hongxiang
    Ferianc, Martin
    Que, Zhiqiang
    Liu, Shuanglong
    Niu, Xinyu
    Rodrigues, Miguel R. D.
    Luk, Wayne
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5343 - 5356
  • [37] FPGA-Based Processor Acceleration for Image Processing Applications
    Siddiqui, Fahad
    Amiri, Sam
    Minhas, Umar Ibrahim
    Deng, Tiantai
    Woods, Roger
    Rafferty, Karen
    Crookes, Daniel
    JOURNAL OF IMAGING, 2019, 5 (01)
  • [38] Integrating FPGA-based hardware acceleration with relational databases
    Liu, Ke
    Tong, Haonan
    Sun, Zhongxiang
    Ren, Zhixin
    Huang, Guangkui
    Zhu, Hongyin
    Liu, Luyang
    Lin, Qunyang
    Zhang, Chuang
    PARALLEL COMPUTING, 2024, 119
  • [39] FPGA-based acceleration architecture for Apache Spark operators
    Yuanwei Sun
    Haikun Liu
    Xiaofei Liao
    Hai Jin
    Yu Zhang
    CCF Transactions on High Performance Computing, 2024, 6 : 192 - 205
  • [40] FPGA-Based Acceleration on Additive Manufacturing Defects Inspection
    Luo, Yawen
    Chen, Yuhua
    SENSORS, 2021, 21 (06) : 1 - 13