An FPGA-Based Acceleration Platform for Auction Algorithm

被引：0

作者：

Zhu, Pengfei ^{[1
]}

Zhang, Chun ^{[1
]}

Li, Hua

Cheung, Ray C. C.

Hu, Bryan ^{[1
]}

机构：

[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2M7, Canada

来源：

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年

关键词：

NEURAL-NETWORK; ASSIGNMENT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Auction algorithms have been applied in various linear network problems, such as assignment, transportation, max-flow and shortest path problem. The inherent parallel characteristics of these algorithms are well suited for FPGA hardware implementation. In this paper, we focus on the acceleration of auction algorithm to solve assignment problem. The main contribution is to set up a flexible platform to generate efficient and extendable application-based hardware acceleration. It aims at solving both symmetric and asymmetric assignment problem. Experimental results show that 10X speedup can be achieved using 128 Processing Elements for the problem size of 500.

引用

页码：1002 / 1005

页数：4

共 50 条

[1] The SURF Algorithm on a FPGA-Based Platform
Hsu, Yuan-Pao
Kuo, Chien-Hung
2014 CACS INTERNATIONAL AUTOMATIC CONTROL CONFERENCE (CACS 2014), 2014, : 329 - 334
[2] FPGA-Based Packets Processing Acceleration Platform for VNF
Lan, Tianyi
Han, Qing
Fan, Hongwei
Lan, Julong
PROCEEDINGS OF 2017 8TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2017), 2017, : 314 - 317
[3] VNFAccel: An FPGA-based Platform for Modular VNF Components Acceleration
Lopes, Filipe B.
Nazar, Gabriel Luca
Schaeffer-Filho, Alberto E.
2021 IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2021), 2021, : 250 - 258
[4] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip
Stratakos, Ioannis
Gourounas, Dimitrios
Tsoutsouras, Vasileios
Economopoulos, Theodore
Matsopoulos, George
Soudris, Dimitrios
INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
[5] An FPGA-based Hardware Acceleration For Key Steps of Facet Imaging Algorithm
Nan, Tianhao
Zhu, Yongxin
Li, Wanyi
Chen, Xintong
Song, Yuefeng
Hou, Junjie
4TH IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2019) / 3RD INTERNATIONAL SYMPOSIUM ON REINFORCEMENT LEARNING (ISRL 2019), 2019, : 86 - 91
[6] A FPGA-based high performance acceleration platform for the Next Generation long read mapping
Chen, Peng
Wang, Chao
Li, Xi
Zhou, Xuehai
2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), 2013, : 308 - 315
[7] Matrix Multiplication on FPGA-Based Platform
Lee, Tai-Chi
White, Mark
Gubody, Michael
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 113 - 117
[8] An FPGA-based Coprocessor for Hash Unit Acceleration
Fairouz, Abbas
Khatri, Sunil P.
2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 301 - 304
[9] FPGA-based DNA Basecalling Hardware Acceleration
Wu, ZhongPan
Hammad, Karim
Mittmann, Robinson
Magierowski, Sebastian
Ghafar-Zadeh, Ebrahim
Zhong, Xiaoyong
2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 1098 - 1101
[10] FPGA-based Acceleration of Neural Network Training
Sang, Ruoyu
Liu, Qiang
Zhang, Qijun
2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,

← 1 2 3 4 5 →