An FPGA-Based Acceleration Platform for Auction Algorithm

被引：0

作者：

Zhu, Pengfei ^{[1
]}

Zhang, Chun ^{[1
]}

Li, Hua

Cheung, Ray C. C.

Hu, Bryan ^{[1
]}

机构：

[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2M7, Canada

来源：

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年

关键词：

NEURAL-NETWORK; ASSIGNMENT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Auction algorithms have been applied in various linear network problems, such as assignment, transportation, max-flow and shortest path problem. The inherent parallel characteristics of these algorithms are well suited for FPGA hardware implementation. In this paper, we focus on the acceleration of auction algorithm to solve assignment problem. The main contribution is to set up a flexible platform to generate efficient and extendable application-based hardware acceleration. It aims at solving both symmetric and asymmetric assignment problem. Experimental results show that 10X speedup can be achieved using 128 Processing Elements for the problem size of 500.

引用

页码：1002 / 1005

页数：4

共 50 条

[21] FPGA-based acceleration of fingerprint minutiae matching
Lindoso, Almudena
Entrena, Litis
Izquierdo, Juan
2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 81 - +
[22] FHAST: FPGA-Based Acceleration of BOWTIE in Hardware
Fernandez, Edward B.
Villarreal, Jason
Lonardi, Stefano
Najjar, Walid A.
IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2015, 12 (05) : 973 - 981
[23] Implementation of an Improved Connected Component Labeling Algorithm using FPGA-based Platform
Pandey, J. G.
Karmakar, A.
Mishra, A. K.
Shekhar, C.
Gurunarayanan, S.
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS (SPCOM), 2014,
[24] FPGA-Based Acceleration of Expectation Maximization Algorithm using High-Level Synthesis
Momen, Mohammad Abdul
Khalid, Mohammed A. S.
Oninda, Mohammad Abdul Moin
2019 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2019, : 41 - 46
[25] On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor
Cong, J
Peck, J
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 246 - 247
[26] Implementation of a FPGA-based genetic algorithm
Jisuanji Gongcheng, 9 (41-42, 48):
[27] hpFog: A FPGA-based Fog Computing Platform
Tan, Tze Hon
Ooi, Chia Yee
Marsono, M. N.
2017 INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE (NAS), 2017, : 274 - 275
[28] An FPGA-based Integrated MapReduce Accelerator Platform
Kachris, Christoforos
Diamantopoulos, Dionysios
Sirakoulis, Georgios Ch.
Soudris, Dimitrios
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 357 - 369
[29] Modular FPGA-Based Hardware Platform for Emulation
Matoga, Lukasz
Koczor, Arkadiusz
Golek, Michal
Zadek, Pawel
Penkala, Piotr
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 402 - 408
[30] An FPGA-Based Open Platform for Ultrasound Biomicroscopy
Qiu, Weibao
Yu, Yanyan
Tsang, Fu Keung
Sun, Lei
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2012, 59 (07) : 1432 - 1442

← 1 2 3 4 5 →