FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge

被引:2
|
作者
Kalantar, Amin [1 ]
Zimmerman, Zachary [2 ]
Brisk, Philip [1 ]
机构
[1] Univ Calif Riverside, 900 Univ Ave, Riverside, CA 92521 USA
[2] Google Inc, 1600 Amphitheatre Pkwy, Mountain View, CA 94043 USA
基金
美国国家科学基金会;
关键词
Field-programmable gate array (FPGA); time series; Matrix Profile;
D O I
10.1145/3555810
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the proliferation of low-cost sensors and the Internet of Things, the rate of producing data far exceeds the compute and storage capabilities of today's infrastructure. Much of this data takes the form of time series, and in response, there has been increasing interest in the creation of time series archives in the past decade, along with the development and deployment of novel analysis methods to process the data. The general strategy has been to apply a plurality of similarity search mechanisms to various subsets and subsequences of time series data to identify repeated patterns and anomalies; however, the computational demands of these approaches renders them incompatible with today's power-constrained embedded CPUs. To address this challenge, we present FA-LAMP, an FPGA-accelerated implementation of the Learned Approximate Matrix Profile (LAMP) algorithm, which predicts the correlation between streaming data sampled in real-time and a representative time series dataset used for training. FA-LAMP lends itself as a real-time solution for time series analysis problems such as classification. We present the implementation of FA-LAMP on both edge- and cloud-based prototypes. On the edge devices, FA-LAMP integrates accelerated computation as close as possible to IoT sensors, thereby eliminating the need to transmit and store data in the cloud for posterior analysis. On the cloud-based accelerators, FA-LAMP can execute multiple LAMP models on the same board, allowing simultaneous processing of incoming data from multiple data sources across a network. LAMP employs a Convolutional Neural Network (CNN) for prediction. This work investigates the challenges and limitations of deploying CNNs on FPGAs using the Xilinx Deep Learning Processor Unit (DPU) and the Vitis AI development environment. We expose several technical limitations of the DPU, while providing amechanism to overcome them by attaching custom IP block accelerators to the architecture. We evaluate FA-LAMP using a low-cost Xilinx Ultra96-V2 FPGA as well as a cloud-based Xilinx Alveo U280 accelerator card and measure their performance against a prototypical LAMP deployment running on a Raspberry Pi 3, an Edge TPU, a GPU, a desktop CPU, and a server-class CPU. In the edge scenario, the Ultra96-V2 FPGA improved performance and energy consumption compared to the Raspberry Pi; in the cloud scenario, the server CPU and GPU outperformed the Alveo U280 accelerator card, while the desktop CPU achieved comparable performance; however, the Alveo card offered an order of magnitude lower energy consumption compared to the other four platforms. Our implementation is publicly available at https://github.com/aminiok1/lamp-alveo.
引用
收藏
页数:27
相关论文
共 50 条
  • [1] FPGA-based Acceleration of Lidar Point Cloud Processing and Detection on the Edge
    Latotzke, Cecilia
    Kloeker, Amarin
    Schoening, Simon
    Kemper, Fabian
    Slimi, Mazen
    Eckstein, Lutz
    Gemmeke, Tobias
    2023 IEEE INTELLIGENT VEHICLES SYMPOSIUM, IV, 2023,
  • [2] FPGA-based System for the Acceleration of Cloud Microservices
    Lallet, Julien
    Enrici, Andrea
    Saffar, Anfel
    2018 13TH IEEE INTERNATIONAL SYMPOSIUM ON BROADBAND MULTIMEDIA SYSTEMS AND BROADCASTING (BMSB), 2018,
  • [3] Similarity Measurement Based on Cloud Models for Time Series Prediction
    Jia, Songda
    Xu, Xinying
    Pang, Yusong
    Yan, Gaowei
    PROCEEDINGS OF THE 28TH CHINESE CONTROL AND DECISION CONFERENCE (2016 CCDC), 2016, : 5138 - 5142
  • [4] A FPGA-BASED CLOUD-EDGE COLLABORATION PLATFORM IN CLOUD MANUFACTURING
    Xiao, Chuan
    Zhao, Chun
    Liu, Yue
    Zhang, Lin
    PROCEEDINGS OF THE ASME 2021 16TH INTERNATIONAL MANUFACTURING SCIENCE AND ENGINEERING CONFERENCE (MSEC2021), VOL 2, 2021,
  • [5] FPGA-based acceleration for binary neural networks in edge computing
    Zhan J.-Y.
    Yu A.-T.
    Jiang W.
    Yang Y.-J.
    Xie X.-N.
    Chang Z.-W.
    Yang J.-H.
    Journal of Electronic Science and Technology, 2023, 21 (02)
  • [6] FPGA-based acceleration for binary neural networks in edge computing
    JinYu Zhan
    AnTai Yu
    Wei Jiang
    YongJia Yang
    XiaoNa Xie
    ZhengWei Chang
    JunHuan Yang
    Journal of Electronic Science and Technology, 2023, 21 (02) : 67 - 79
  • [7] Real time Orthorectification by FPGA-based Hardware Acceleration
    Kuo, David
    Gordon, Don
    IMAGE AND SIGNAL PROCESSING FOR REMOTE SENSING XVI, 2010, 7830
  • [8] FPGA-Based Implementation of a Multilayer Perceptron Suitable for Chaotic Time Series Prediction
    Dalia Pano-Azucena, Ana
    Tlelo-Cuautle, Esteban
    Tan, Sheldon X. -D.
    Ovilla-Martinez, Brisbane
    Gerardo de la Fraga, Luis
    TECHNOLOGIES, 2018, 6 (04):
  • [9] FPGA-based edge computing: Task modeling for cloud-edge collaboration
    Xiao, Chuan
    Zhao, Chun
    INTERNATIONAL JOURNAL OF MODELING SIMULATION AND SCIENTIFIC COMPUTING, 2022, 13 (02)
  • [10] Prediction of Chaotic Time-Series with Different MLE Values using FPGA-based ANNs
    Pano-Azucena, A. D.
    Tlelo-Cuautle, E.
    de la Fraga, L. G.
    Sanchez-Lopez, C.
    Rangel-Magdaleno, J. J.
    Tan, Sheldon X. -D.
    2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,