An Improved Robust Infinitely Differentiable Drift Resistance Model for BSIM High Voltage Compact Model

被引：3
|
作者：
Singhal, Anant [1 ]
Gill, Garima [1 ]
Pahwa, Girish [2 ]
Hu, Chenming [2 ]
Agarwal, Harshit [1 ]
机构：
[1] Indian Inst Technol Jodhpur, Nano Devices & App Lab, Jodhpur, Rajasthan, India
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源：
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM | 2023年
关键词：
BSIM-BULK; Gummel Symmetry test; Harmonic Balance test; LDMOS; MOSFET MODEL; DEVICES; PSP;
D O I：
10.1109/EDTM55494.2023.10103122
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Symmetry, continuity, differentiability, accuracy and efficiency are the essential requirements of a compact model. To ensure this need, in this work, we implement two major updates in drift resistance model in BSIM-High Voltage (HV) compact model. The updated model is faster while ensuring infinite continuity and differentiability around V-ds = 0V, leading to correct slope of harmonics. The model is validated with the numerical simulated and experimental data of HV transistors.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] Improving model drift for robust object tracking
    Qiujie Dong
    Xuedong He
    Haiyan Ge
    Qin Liu
    Aifu Han
    Shengzong Zhou
    Multimedia Tools and Applications, 2020, 79 : 25801 - 25815
  • [32] BSIM-CG: A compact model of cylindrical/surround gate MOSFET for circuit simulations
    Venugopalan, S.
    Lu, Darsen D.
    Kawakami, Yukiya
    Lee, Peter M.
    Niknejad, Ali M.
    Hu, Chenming
    SOLID-STATE ELECTRONICS, 2012, 67 (01) : 79 - 89
  • [33] A compact model of shield-gate trench MOSFET based on BSIM4
    Jiang Yi-Xun
    Qiao Ming
    Gao Wen-Ming
    He Xiao-Dong
    Feng Jun-Bo
    Zhang Sen
    Zhang Bo
    ACTA PHYSICA SINICA, 2020, 69 (17)
  • [34] An improved silicon RF LDMOSFET model with a new extraction method for nonlinear drift resistance
    Lee, K
    Yoon, J
    Yim, J
    Kang, J
    Baek, D
    Lee, S
    Shon, I
    Kim, B
    2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Digest of Papers, 2005, : 153 - 156
  • [35] Analytical Modeling and Experimental Validation of Threshold Voltage in BSIM6 MOSFET Model
    Agarwal, Harshit
    Gupta, Chetan
    Kushwaha, Pragya
    Yadav, Chandan
    Duarte, Juan P.
    Khandelwal, Sourabh
    Hu, Chenming
    Chauhan, Yogesh S.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 246 - 249
  • [36] Accurate design of high-voltage multistage voltage doublers based on compact mathematical model
    Saiz-Vela, A.
    Miribel-Catala, P.
    Colomer, J.
    Puig-Vidal, M.
    Samitier, J.
    ELECTRONICS LETTERS, 2007, 43 (15) : 797 - 799
  • [37] Symmetric BSIM-SOI-Part I: A Compact Model for Dynamically Depleted SOI MOSFETs
    Dabhi, Chetan Kumar
    Rajasekharan, Dinesh
    Pahwa, Girish
    Nandi, Debashish
    Karumuri, Naveen
    Turuvekere, Sreenidhi
    Dutta, Anupam
    Swaminathan, Balaji
    Srihari, Srikanth
    Chauhan, Yogesh S.
    Salahuddin, Sayeef
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (04) : 2284 - 2292
  • [38] A compact DC and AC model for circuit simulation of high voltage VDMOS transistor
    Chauhan, Y. S.
    Anghel, C.
    Krummenacher, F.
    Gillon, R.
    Baguenier, A.
    Desoete, B.
    Frere, S.
    Ionescu, A. M.
    Declercq, M.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 109 - +
  • [39] A Novel Compact High-Voltage LDMOS Transistor Model for Circuit Simulation
    Shi, Longxing
    Jia, Kan
    Sun, Weifeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 346 - 353
  • [40] Compact model of voltage standard rolled out
    不详
    JOURNAL OF RESEARCH OF THE NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY, 1996, 101 (03): : 396 - 396
12345