An Improved Robust Infinitely Differentiable Drift Resistance Model for BSIM High Voltage Compact Model

被引：3
|
作者：
Singhal, Anant [1 ]
Gill, Garima [1 ]
Pahwa, Girish [2 ]
Hu, Chenming [2 ]
Agarwal, Harshit [1 ]
机构：
[1] Indian Inst Technol Jodhpur, Nano Devices & App Lab, Jodhpur, Rajasthan, India
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
来源：
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM | 2023年
关键词：
BSIM-BULK; Gummel Symmetry test; Harmonic Balance test; LDMOS; MOSFET MODEL; DEVICES; PSP;
D O I：
10.1109/EDTM55494.2023.10103122
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Symmetry, continuity, differentiability, accuracy and efficiency are the essential requirements of a compact model. To ensure this need, in this work, we implement two major updates in drift resistance model in BSIM-High Voltage (HV) compact model. The updated model is faster while ensuring infinite continuity and differentiability around V-ds = 0V, leading to correct slope of harmonics. The model is validated with the numerical simulated and experimental data of HV transistors.
引用
收藏
页数：3
相关论文
共 50 条
  • [11] BSIM-IMG: A Turnkey Compact Model for Fully Depleted Technologies
    Hu, Chenming
    Niknejad, Ali
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [12] BSIM-IMG: Compact Model for RF-SOI MOSFETs
    Kushwaha, Pragya
    Agarwal, Harshit
    Khandelwal, Sourabh
    Duarte, Juan-Pablo
    Medury, Aditya
    Hu, Chenming
    Chauhan, Yogesh S.
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 279 - 280
  • [13] Modeling of High Voltage LDMOSFET using Industry Standard BSIM6 MOS Model
    Gupta, Chetan
    Agarwal, Harshit
    Chauhan, Yogesh S.
    Khandelwal, Sourabh
    Lin, Yen-Kai
    Hu, Chenming
    Gillon, Renaud
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 124 - 127
  • [14] High Voltage LDMOSFET Modeling using BSIM6 as Intrinsic-MOS Model
    Sahoo, Jyoti Ranjan
    Agarwal, Harshit
    Yadav, Chandan
    Kushwaha, Pragya
    Khandelwal, Sourabh
    Gillon, Renaud
    Chauhan, Yogesh Singh
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 56 - 61
  • [15] Modeling of high-voltage NMOS transistors using extended BSIM3 model
    Pieczynski, J.
    Doncov, I.
    MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, : 75 - 80
  • [16] Comprehensive High-Voltage Parameter Extraction Strategy for BSIM-BULK HV Model
    Gill, Garima
    Machhiwar, Yogendra
    Pahwa, Girish
    Hu, Chenming
    Agarwal, Harshit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 70 - 76
  • [17] BSIM6: Analog and RF Compact Model for Bulk MOSFET
    Chauhan, Yogesh Singh
    Venugopalan, Sriramkumar
    Chalkiadaki, Maria-Anna
    Ul Karim, Muhammed Ahosan
    Agarwal, Harshit
    Khandelwal, Sourabh
    Paydavosi, Navid
    Duarte, Juan Pablo
    Enz, Christian C.
    Niknejad, Ali M.
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 234 - 244
  • [18] High-voltage LDMOS compact model for RF applications
    Willemsen, MB
    van Langevelde, R
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 217 - 220
  • [19] BSIM-CMG: Standard FinFET Compact Model for Advanced Circuit Design
    Duarte, Juan P.
    Khandelwal, Sourabh
    Medury, Aditya
    Hu, Chenming
    Kushwaha, Pragya
    Agarwal, Harshit
    Dasgupta, Avirup
    Chauhan, Yogesh S.
    ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 196 - 201
  • [20] High-voltage MOS device modeling with BSIM3v3 SPICE model
    Myono, T
    Nishibe, E
    Kikuchi, S
    Iwatsu, K
    Suzuki, T
    Sasaki, Y
    Itoh, K
    Kobayashi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (04) : 630 - 637
12345