A 7-27 GHz DSCL divide-by-2 frequency divider

被引：0

作者：

郭婷 ^{[1
,2
,3
]}

李智群 ^{[1
,2
,3
]}

李芹 ^{[1
,3
]}

王志功 ^{[1
,3
]}

机构：

[1] Institute of RF- & OE-ICs,Southeast University

[2] School of Integrated Circuits,Southeast University

[3] Engineering Research Center of RF-ICs and RF-Systems,Ministry of Education,Nanjing

来源：

半导体学报 | 2012年 / 33卷 / 10期

基金：

中国国家自然科学基金;

关键词：

broadband; frequency divider; dynamic source-coupled logic; dynamic-loading; input-sensitivity; CMOS;

D O I：

暂无

中图分类号：

TN772 [分频器];

学科分类号：

080902 ;

摘要：

This paper presents the design and analysis of a high speed broadband divide-by-2 frequency divider. The proposed divider is a dynamic source-coupled logic（DSCL） structure formed with two dynamic-loading master-slave D latches,which enables high frequency operation and low power consumption.This divider exhibits a wide locking range from 7-27 GHz and the minimum power consumption is only 1.22 mW from a 1.2 V supply.The input sensitivity is as low as -25.4 dBm across the operating frequency range.This chip occupies 685×430μm;area with two on-chip spiral inductors in 90 nm CMOS process.

引用

页码：92 / 96

页数：5

共 50 条

[41] A 20.5GHz Wide-Band Programmable Divide-by-N Frequency Divider
Ting, Guo
Li, Zhiqun
Li, Qin
Wang, Zhigong
2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 164 - 167
[42] A 7-12 GHz Multi-Modulus Frequency Divider
Tsai, Jeng-Han
Chung, Yi-Wei
Shih, Hung-Da
Chou, Jian-Ping
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1232 - 1234
[43] A 6GHz, 1.8V, divide-by-2 circuit implemented in silicon bipolar technology
Pala, C
Schuppener, G
Mokhtari, M
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 140 - 143
[44] 6GHz, 1.8V, divide-by-2 circuit implemented in silicon bipolar technology
Royal Inst of Technology, Stockholm, Sweden
Proc IEEE Int Symp Circuits Syst, (II-140 - II-143):
[45] An efficient 70 GHz divide-by-4 CMOS frequency divider employing low threshold devices
Tibenszky, Zoltan
Carta, Corrado
Ellinger, Frank
ELECTRONICS LETTERS, 2021, 57 (14) : 545 - 547
[46] A 37-GHz Input Divide-by-36 Injection-Locked Frequency Divider with 1.6-GHz Lock Range
Lee, Sangyeop
Takano, Kyoya
Dong, Ruibing
Amakawa, Shuhei
Yoshida, Takeshi
Fujishima, Minoru
2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 219 - 222
[47] 30-GHz mHEMT Divide-by-Three Injection-Locked Frequency Divider With Marchand Balun
Chang, Wei-Ling
Meng, Chinchun
Tsung, Kuan-Chang
Huang, Guo-Wei
2015 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2015, : 68 - 70
[48] A 3 mW 54.6 GHz Divide-by-3 Injection Locked Frequency Divider With Resistive Harmonic Enhancement
Yu, Xiao Peng
Cheema, Hammad M.
Mahmoudi, Reza
van Roermund, Arthur
Yan, Xiao Lang
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (09) : 575 - 577
[49] A 204.8GHz Static Divide-by-8 Frequency Divider in 250nm InP HBT
Griffith, Zach
Urteaga, Miguel
Pierson, Richard
Rowell, Petra
Rodwell, Mark
Brar, Bobby
2010 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2010,
[50] Coupled Inductive Peaking Injection Locked Frequency Divide-by-2 with Wide Locking Range and Compact Size
Mahalingam, Nagarajan
Yeo, Kiat Seng
Yang, Wan Lan
Ma, Kaixue
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 199 - 200

← 1 2 3 4 5 →