An Efficient Hardware Accelerator of High-Speed NTT for CRYSTALS-Kyber Post-Quantum Cryptography

被引:0
|
作者
Zhang, Zhuoyao [1 ]
Cui, Yijun [1 ]
Ni, Ziying [2 ]
Wang, Chenghua [1 ]
Liu, Weiqiang [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing, Peoples R China
[2] Queens Univ Belfast, CSIT, Belfast, Antrim, North Ireland
来源
FIFTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, IEEECONF | 2023年
基金
中国国家自然科学基金;
关键词
post-quantum cryptography; number theoretic transform; CRYSTALS-Kyber; hardware implementation;
D O I
10.1109/IEEECONF59524.2023.10477061
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
CRYSTALS-Kyber (Kyber) is the sole chosen Public-key Encryption (PKE) and key-establishment algorithm in the finalist round of the Post-quantum Cryptography (PQC) standardization initiated by the National Institute of Standards and Technology (NIST). Within the Kyber protocol, the Number Theoretic Transform (NTT) operation stands out as the most critical and time-intensive component, requiring rapid butterfly units and efficient memory approaches. This paper proposes a high-speed NTT architecture featuring a novel butterfly operation unit tailored for the Kyber protocol, capable of supporting high-frequency operations and effective memory approaches. The proposed NTT structure is realized on the Xilinx Artix-7 FPGA to assess its performance. Experimental results demonstrate that the proposed NTT design can execute the NTT operation in 459 cycles at 314MHz using only 640 LUTs, 667 FFs, and 2 DSPs, offering a more than 24% improvement compared to state-of-the-art designs.
引用
收藏
页码:1 / 6
页数:6
相关论文
共 50 条
  • [41] REPQC: Reverse Engineering and Backdooring Hardware Accelerators for Post-quantum Cryptography
    Pagliarini, Samuel
    Aikata, Aikata
    Imran, Malik
    Roy, Sujoy Sinha
    PROCEEDINGS OF THE 19TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ACM ASIACCS 2024, 2024, : 533 - 547
  • [42] A 40nm 1.26μJ/Op Energy-Efficient CRYSTALS-KYBER Post-Quantum Crypto-Processor with Comprehensive Side Channel Security Analysis and Countermeasures
    Li, Aobo
    Lu, Jiahao
    Liu, Dongsheng
    Li, Xiang
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [43] Post-quantum signature schemes for efficient hardware implementation
    Moldovyan, Dmitriy N.
    Moldovyan, Alexandr A.
    Moldovyan, Nikolay A.
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 80
  • [44] Side-Channel Analysis of Arithmetic Encodings for Post-Quantum Cryptography: Cautionary Notes with Application to Kyber
    Pay, Duyen
    Standaert, Francois-Xavier
    PROGRESS IN CRYPTOLOGY, AFRICACRYPT 2024, 2024, 14861 : 260 - 281
  • [45] High-Speed Design of Post Quantum Cryptography With Optimized Hashing and Multiplication
    Imran, Malik
    Aikata, Aikata
    Roy, Sujoy Sinha
    Pagliarini, Samuel
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (02) : 847 - 851
  • [46] Sampling from Discrete Distributions in Combinational Hardware with Application to Post-Quantum Cryptography
    Lyons, Michael X.
    Gaj, Kris
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 610 - 613
  • [47] Hardware Circuits and Systems Design for Post-Quantum Cryptography-A Tutorial Brief
    Xie, Jiafeng
    Zhao, Wenfeng
    Lee, Hanho
    Roy, Debapriya Basu
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1670 - 1676
  • [48] On Secure and Side-Channel Resistant Hardware Implementations of Post-Quantum Cryptography
    Jedlicka, Petr
    Malina, Lukas
    Socha, Petr
    Gerlich, Tomas
    Martinasek, Zdenek
    Hajny, Jan
    PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY, ARES 2022, 2022,
  • [49] Highly-Efficient Hardware Architecture for CRYSTALS-Kyber With a Novel Conflict-Free Memory Access Pattern
    Guo, Wenbo
    Li, Shuguo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (11) : 4505 - 4515
  • [50] High-Speed Hardware Architecture for Post-Quantum Diffie-Hellman Key Exchange Based on Residue Number System
    Ueno, Rei
    Homma, Naofumi
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2107 - 2111