An Efficient Hardware Accelerator of High-Speed NTT for CRYSTALS-Kyber Post-Quantum Cryptography

被引:0
|
作者
Zhang, Zhuoyao [1 ]
Cui, Yijun [1 ]
Ni, Ziying [2 ]
Wang, Chenghua [1 ]
Liu, Weiqiang [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing, Peoples R China
[2] Queens Univ Belfast, CSIT, Belfast, Antrim, North Ireland
来源
FIFTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, IEEECONF | 2023年
基金
中国国家自然科学基金;
关键词
post-quantum cryptography; number theoretic transform; CRYSTALS-Kyber; hardware implementation;
D O I
10.1109/IEEECONF59524.2023.10477061
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
CRYSTALS-Kyber (Kyber) is the sole chosen Public-key Encryption (PKE) and key-establishment algorithm in the finalist round of the Post-quantum Cryptography (PQC) standardization initiated by the National Institute of Standards and Technology (NIST). Within the Kyber protocol, the Number Theoretic Transform (NTT) operation stands out as the most critical and time-intensive component, requiring rapid butterfly units and efficient memory approaches. This paper proposes a high-speed NTT architecture featuring a novel butterfly operation unit tailored for the Kyber protocol, capable of supporting high-frequency operations and effective memory approaches. The proposed NTT structure is realized on the Xilinx Artix-7 FPGA to assess its performance. Experimental results demonstrate that the proposed NTT design can execute the NTT operation in 459 cycles at 314MHz using only 640 LUTs, 667 FFs, and 2 DSPs, offering a more than 24% improvement compared to state-of-the-art designs.
引用
收藏
页码:1 / 6
页数:6
相关论文
共 50 条
  • [31] Efficient Partially-parallel NTT Processor for Lattice-based Post-quantum Cryptography
    Choi, Soyeon
    Shin, Yerin
    Lim, Kiho
    Yoo, Hoyoung
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (06) : 459 - 474
  • [32] Lightweight Hardware Accelerator for Post-Quantum Digital Signature CRYSTALS-Dilithium
    Gupta, Naina
    Jati, Arpan
    Chattopadhyay, Anupam
    Jha, Gautam
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (08) : 3234 - 3243
  • [33] Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-based Post-Quantum Cryptography
    Bao, Tianyou
    Imana, Jose L.
    He, Pengzhou
    Xie, Jiafeng
    2022 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2022, : 5 - 6
  • [34] Analysis and Hardware Optimization of Lattice Post-Quantum Cryptography Workloads
    Koteshwara, Sandhya
    Kumar, Manoj
    Pattnaik, Pratap
    PROCEEDINGS OF THE 9TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY, HASP 2020, 2020,
  • [35] Challenges and Rewards of Implementing and Benchmarking Post-Quantum Cryptography in Hardware
    Gaj, Kris
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 359 - 364
  • [36] Efficient Hardware Arithmetic for Inverted Binary Ring-LWE Based Post-Quantum Cryptography
    Imana, Jose L.
    He, Pengzhou
    Bao, Tianyou
    Tu, Yazheng
    Xie, Jiafeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (08) : 3297 - 3307
  • [37] Hardware-Software Implementation of a McEliece Cryptosystem for Post-quantum Cryptography
    Lopez-Garcia, Mariano
    Canto-Navarro, Enrique
    ADVANCES IN INFORMATION AND COMMUNICATION, VOL 2, 2020, 1130 : 814 - 825
  • [38] Special Session: The Recent Advance in Hardware Implementation of Post-Quantum Cryptography
    Xie, Jiafeng
    Basu, Kanad
    Gaj, Kris
    Guin, Ujjwal
    2020 IEEE 38TH VLSI TEST SYMPOSIUM (VTS 2020), 2020,
  • [39] Machine Learning Method with Applications in Hardware Security of Post-Quantum Cryptography
    Haibo Yi
    Journal of Grid Computing, 2023, 21
  • [40] Machine Learning Method with Applications in Hardware Security of Post-Quantum Cryptography
    Yi, Haibo
    JOURNAL OF GRID COMPUTING, 2023, 21 (02)